Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC4259A-1 Datasheet(PDF) 8 Page - Linear Technology

Part # LTC4259A-1
Description  Quad IEEE 802.3af Power over Ethernet Controller with AC Disconnect
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC4259A-1 Datasheet(HTML) 8 Page - Linear Technology

Back Button LTC4259A-1_15 Datasheet HTML 4Page - Linear Technology LTC4259A-1_15 Datasheet HTML 5Page - Linear Technology LTC4259A-1_15 Datasheet HTML 6Page - Linear Technology LTC4259A-1_15 Datasheet HTML 7Page - Linear Technology LTC4259A-1_15 Datasheet HTML 8Page - Linear Technology LTC4259A-1_15 Datasheet HTML 9Page - Linear Technology LTC4259A-1_15 Datasheet HTML 10Page - Linear Technology LTC4259A-1_15 Datasheet HTML 11Page - Linear Technology LTC4259A-1_15 Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 32 page
background image
LTC4259A-1
8
4259a1fa
PI FU CTIO S
RESET (Pin 1): Chip Reset, Active Low. When the RESET
pin is low, the LTC4259A-1 is held inactive with all ports
off and all internal registers reset to their power-up states.
When RESET is pulled high, the LTC4259A-1 begins
normal operation. RESET can be connected to an external
capacitor or RC network to provide a power turn-on delay.
Internal filtering of the RESET pin prevents glitches less
than 1
µs wide from resetting the LTC4259A-1. Pull RESET
high with
≤10k or tie to VDD.
BYP (Pin 2): Bypass Output. The BYP pin is used to
connect the internally generated – 20V supply to an exter-
nal 0.1
µF bypass capacitor. Use a 100V rated 0.1µF, X7R
capacitor. Do not connect the BYP pin to any other external
circuitry.
INT (Pin 3): Interrupt Output, Open Drain. INT will pull low
when any one of several events occur in the LTC4259A-1.
It will return to a high impedance state when bits 6 or 7 are
set in the Reset PB register (1Ah). The INT signal can be
used to generate an interrupt to the host processor,
eliminating the need for continuous software polling.
Individual INT events can be disabled using the Int Mask
register (01h). See Register Functions and Applications
Information for more information. The INT pin is only
updated between I2C transactions.
SCL (Pin 4): Serial Clock Input. High impedance clock
input for the I2C serial interface bus. The SCL pin should
be connected directly to the I2C SCL bus line.
SDAOUT (Pin 5): Serial Data Output, Open Drain Data
Output for the I2C Serial Interface Bus. The LTC4259A-1
uses two pins to implement the bidirectional SDA function
to simplify optoisolation of the I2C bus. To implement a stan-
dard bidirectional SDA pin, tie SDAOUT and SDAIN together.
See Applications Information for more information.
SDAIN (Pin 6): Serial Data Input. High impedance data input
for the I2C serial interface bus. The LTC4259A-1 uses two
pins to implement the bidirectional SDA function to sim-
plify optoisolation of the I2C bus. To implement a standard
bidirectional SDA pin, tie SDAOUT and SDAIN together.
See Applications Information for more information.
AD3 (Pin 7): Address Bit 3. Tie the address pins high or low
to set the I2C serial address to which the LTC4259A-1
responds. This address will be (010A3A2A1A0)b. Pull AD3
high or low with
≤10k or tie to VDD or DGND.
AD2 (Pin 8): Address Bit 2. See AD3.
AD1 (Pin 9): Address Bit 1. See AD3.
AD0 (Pin 10): Address Bit 0. See AD3.
DETECT1 (Pin 11): Detect Sense, Port 1. The LTC4259A-
1 Powered Device (PD) detection, classification and AC
disconnect hardware monitors port 1 with this pin. Con-
nect DETECT1 to the output port via a 0.47
µF 100V X7R
capacitor in series with a 1k resistor, both in parallel with
a low leakage diode (see Figure 1). The resistor and
capacitor may be eliminated if AC disconnect is not used.
If the port is unused, the DETECT1 pin can be tied to DGND
or allowed to float.
DETECT2 (Pin 12): Detection Sense, Port 2. See DETECT1.
DETECT3 (Pin 13): Detection Sense, Port 3. See DETECT1.
DETECT4 (Pin 14): Detection Sense, Port 4. See DETECT1.
DGND (Pin 15): Digital Ground. DGND should be con-
nected to the return from the 3.3V supply. DGND and
AGND should be tied together.
VDD (Pin 16): Logic Power Supply. Connect to a 3.3V
power supply relative to DGND. VDD must be bypassed to
DGND near the LTC4259A-1 with at least a 0.1
µF capaci-
tor.
SHDN1 (Pin 17): Shutdown Port 1, Active Low. When
pulled low, SHDN1 shuts down port 1, regardless of the
state of the internal registers. Pulling SHDN1 low is
equivalent to setting the Reset Port 1 bit in the Reset
Pushbutton register (1Ah). Internal filtering of the SHDN1
pin prevents glitches less than 1
µs wide from reseting the
LTC4259A-1. Pull SHDN1 high with
≤10k or tie to VDD.
SHDN2 (Pin 18): Shutdown Port 2, Active Low. See
SHDN1.
SHDN3 (Pin 19): Shutdown Port 3, Active Low. See
SHDN1.
SHDN4 (Pin 20): Shutdown Port 4, Active Low. See
SHDN1.


Similar Part No. - LTC4259A-1_15

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC4259A-1 LINER-LTC4259A-1 Datasheet
421Kb / 32P
   Quad IEEE 802.3af Power over Ethernet Controller with AC Disconnect
LTC4259A-1 LINER-LTC4259A-1 Datasheet
671Kb / 28P
   Single PoE PSE Controller High Capacitance Legacy Device Detection
LTC4259A-1 LINER-LTC4259A-1 Datasheet
504Kb / 42P
   Synchronous No-Opto Flyback Controller
LTC4259A-1 LINER-LTC4259A-1 Datasheet
337Kb / 24P
   Single IEEE 802.3af Compliant PSE Controller with Internal Switch
More results

Similar Description - LTC4259A-1_15

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC4259A LINER-LTC4259A_15 Datasheet
419Kb / 32P
   Quad IEEE 802.3af Power over Ethernet Controller with AC Disconnect
LTC4259A-1 LINER-LTC4259A-1 Datasheet
421Kb / 32P
   Quad IEEE 802.3af Power over Ethernet Controller with AC Disconnect
LTC4259A LINER-LTC4259A Datasheet
326Kb / 32P
   Quad IEEE 802.3af Power over Ethernet Controller with AC Disconnect
LTC4258 LINER-LTC4258_15 Datasheet
389Kb / 28P
   Quad IEEE 802.3af Power over Ethernet Controller with Integrated Detection
LTC4258 LINER-LTC4258 Datasheet
297Kb / 28P
   Quad IEEE 802.3af Power over Ethernet Controller with Integrated Detection
LTC4258 LINER-LTC4258_09 Datasheet
383Kb / 28P
   Quad IEEE 802.3af Power over Ethernet Controller with Integrated Detection
LTC4257 LINER-LTC4257 Datasheet
263Kb / 20P
   IEEE 802.3af PD Power over Ethernet Interface Controller
LTC4257 LINER-LTC4257_15 Datasheet
269Kb / 20P
   IEEE 802.3af PD Power over Ethernet Interface Controller
logo
Maxim Integrated Produc...
MAX5940 MAXIM-MAX5940 Datasheet
248Kb / 15P
   IEEE 802.3af PD Interface Controller For Power-Over-Ethernet
19-2991; Rev 2; 2/06
MAX5940 MAXIM-MAX5940_06 Datasheet
248Kb / 15P
   IEEE 802.3af PD Interface Controller For Power-Over-Ethernet
Rev 2; 2/06
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com