Electronic Components Datasheet Search |
|
LTC4120-4.2 Datasheet(PDF) 5 Page - Linear Technology |
|
LTC4120-4.2 Datasheet(HTML) 5 Page - Linear Technology |
5 / 32 page LTC4120/LTC4120-4.2 5 4120fe For more information www.linear.com/LTC4120 The l denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at TA = 25°C (Note 2). VIN = VRUN = 15V, VCHGSNS = VBAT = 4V, RPROG = 3.01k, VFB = 2.29V (LTC4120), VBATSNS = 4V (LTC4120-4.2). Current into a pin is positive out of the pin is negative. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS RUN VEN Enable threshold VRUN Rising l 2.35 2.45 2.55 V Hysteresis VRUN Falling 200 mV Run Pin Input Current VRUN = 40V 0.01 0.1 µA VSD Shutdown Threshold (Note 3) VRUN Falling l 0.4 1.2 V Hysteresis 220 mV FREQ FREQ Pin Input Low l 0.4 V FREQ Pin Input High VINTVCC-VFREQ l 0.6 V FREQ Pin Input Current 0V < VFREQ < VINTVCC ±1 µA Dynamic Harmonization Control VIN(DHC) Input Regulation Voltage 14 V DHC Pin Current VDHC = 1V, VIN < VIN(DHC) 330 mARMS Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: The LTC4120 is tested under pulsed load conditions such that TJ ≈ TA. The LTC4120E is guaranteed to meet performance specifications for junction temperatures from 0°C to 85°C. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC4120I is guaranteed over the full –40°C to 125°C operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance, and other environmental factors. Note 3: Standby mode occurs when the LTC4120 stops switching due to an NTC fault condition, or when the charge current has dropped low enough to enter Burst Mode operation. Disabled mode occurs when VRUN is between VSD and VEN. Shutdown mode occurs when VRUN is below VSD or when the differential undervoltage lockout is engaged. SLEEP mode occurs after a timeout while the battery voltage remains above the VRCHG or VRCHG_42 threshold. Note 4: The internal supply INTVCC should only be used for the NTC divider, it should not be used for any other loads. Note 5: The FB pin is measured with a resistance of 588k in series with the pin. Note 6: hC/10 is expressed as a fraction of measured full charge current as measured at the PROG pin voltage when the CHRG pin de-asserts. Note 7: In an application circuit with an inductor connected from SW to CHGSNS, the total battery leakage current when disabled is the sum of IBAT, IFBG(LEAK) and ISW (LTC4120), or IBATSNS and IBAT and ISW (LTC4120- 4.2). Note 8: When no supply is present at IN, the SW powers IN through the body diode of the topside switch. This may cause additional SW pin current depending on the load present at IN. Note 9: Guaranteed by design and/or correlation to static test. elecTrical characTerisTics |
Similar Part No. - LTC4120-4.2_15 |
|
Similar Description - LTC4120-4.2_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |