Electronic Components Datasheet Search |
|
LTC1277 Datasheet(PDF) 8 Page - Linear Technology |
|
LTC1277 Datasheet(HTML) 8 Page - Linear Technology |
8 / 20 page 8 LTC1274/LTC1277 PI FU CTIO S *The LTC1277 bipolar mode is in offset binary. RD (Pin 20): Read Input. This enables the output drivers when CS is low. CS (Pin 21): The Chip Select input must be low for the ADC to recognize CONVST and RD inputs. BUSY (Pin 21): The BUSY output shows the converter status. It is low when a conversion is in progress. The rising Busy edge can be used to latch the conversion result. VSS (Pin 23): Negative 5V Supply. Negative 5V will select bipolar operation. Bypass to AGND with 0.1 µFceramic.Tie this pin to analog ground to select unipolar operation. VDD (Pin 24): Positive 5V Supply. Bypass to AGND (10µF tantalum in parallel with 0.1 µF ceramic). LTC1277 AIN+ (Pin 1): Positive Analog Input. (AIN+ – AIN–) = 0V to 4.096V, unipolar (VSS= 0V) or ±2.048V, bipolar (VSS= –5V). AIN – (Pin 2): Negative Analog Input. This pin needs to be free of noise during conversion. For single-ended inputs tie AIN– to analog ground. VREF (Pin 3): 2.42V Reference Output. Bypass to AGND (10 µFtantaluminparallelwith0.1µFceramic).VREFcanbe overdriven positive with an external reference voltage. AGND (Pin 4): Analog Ground. REFRDY (Pin 5): Reference Ready Signal. It goes high when the reference has settled after SLEEP indicating that the ADC is ready to sample. SLEEP (Pin 6): SLEEP Mode Input. Tie this pin to low to put the ADC in Sleep mode and save power (REFRDY will go LOW). The device will draw 1 µA in this mode. NAP (Pin 7): NAP Mode Input. Pulling this pin low will shut down all currents in the ADC except the reference. In this mode the ADC draws 180 µA. Wake-up from Nap mode is about 620ns. D7 to D4* (Pins 8 to 11): Three-State Data Outputs. DGND (Pin 12): Digital Ground. D3/11 to D0/8* (Pins 13 to 16): Three-State Data Outputs. D11 is the Most Significant Bit. VLOGIC (Pin 17): 5V or 3V Digital Power Supply. This pin allows a 5V or 3V logic interface with the processor. All logic outputs (Data Bits, BUSY and REFRDY) will swing between 0V and VLOGIC. HBEN (Pin 18): High Byte Enable Input. The four Most Significant Bits will appear at Pins 13 to 16 when this pin is high. The LTC1277 uses straight binary for unipolar mode and offset binary for bipolar mode. CONVST (Pin 19): Conversion Start Signal. This active low signal starts a conversion on its falling edge (to recognize CONVST, CS has to be low). RD (Pin 20): Read Input. This enables the output drivers when CS is low. CS (Pin 21): The Chip Select input must be low for the ADC to recognize CONVST and RD inputs. BUSY (Pin 22): The BUSY output shows the converter status. It is low when a conversion is in progress. VSS (Pin 23): Negative 5V Supply. Negative 5V will select bipolar operation. Bypass to AGND with 0.1 µFceramic.Tie this pin to analog ground to select unipolar operation. VDD (Pin 24): 5V Positive Supply. Bypass to AGND (10µF tantalum in parallel with 0.1 µF ceramic). Table 1. LTC1277 Two-Byte Read Data Bus Status DATA OUTPUTS D7 D6 D5 D4 D3/11 D2/10 D1/9 D0/8 Low Byte DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 High Byte Low Low Low Low DB11 DB10 DB9 DB8 |
Similar Part No. - LTC1277 |
|
Similar Description - LTC1277 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |