Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MACH111SP-15JC Datasheet(PDF) 8 Page - Lattice Semiconductor

Part # MACH111SP-15JC
Description  High-Performance EE CMOS Programmable Logic
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

MACH111SP-15JC Datasheet(HTML) 8 Page - Lattice Semiconductor

Back Button MACH111SP-15JC Datasheet HTML 4Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 5Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 6Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 7Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 8Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 9Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 10Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 11Page - Lattice Semiconductor MACH111SP-15JC Datasheet HTML 12Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 48 page
background image
8
MACH 1 & 2 Families
The output macrocell (Figure 3) sends its output back to the switch matrix, via internal feedback,
and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell.
This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as
inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 4.
The buried macrocell (Figure 5) does not send its output to an I/O cell. The output of a buried
macrocell is provided only as an internal feedback signal which feeds the switch matrix. This
allows the designer to generate additional logic without requiring additional pins. The buried
macrocell can also be used to register or latch inputs. The input register is a D-type flip-flop; the
input latch is a transparent-low D-type latch. Once configured as a registered or latched input, the
buried macrocell cannot generate logic from the product-term array. The basic buried macrocell
configurations are shown in Figure 6.
Figure 3. Output Macrocell
Note:
1. Latch option available on MACH 2 devices only.
CLK0
CLKn
1
0
1
0
AR
AP
Q
D/T/L1
To
Switch
Matrix
Sum of Products
from Logic
Allocator
PAL-Block
Asynchronous
Preset
To I/O
Cell
PAL-Block
Asynchronous
Reset
14051K-004


Similar Part No. - MACH111SP-15JC

ManufacturerPart #DatasheetDescription
logo
Advanced Micro Devices
MACH111-10 AMD-MACH111-10 Datasheet
145Kb / 28P
   High-Performance EE CMOS Programmable Logic
MACH111-12 AMD-MACH111-12 Datasheet
145Kb / 28P
   High-Performance EE CMOS Programmable Logic
MACH111-14 AMD-MACH111-14 Datasheet
145Kb / 28P
   High-Performance EE CMOS Programmable Logic
MACH111-15 AMD-MACH111-15 Datasheet
145Kb / 28P
   High-Performance EE CMOS Programmable Logic
MACH111-18 AMD-MACH111-18 Datasheet
145Kb / 28P
   High-Performance EE CMOS Programmable Logic
More results

Similar Description - MACH111SP-15JC

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
MACH120-12 LATTICE-MACH120-12 Datasheet
171Kb / 20P
   High-Performance EE CMOS Programmable Logic
MACH4-96 LATTICE-MACH4-96 Datasheet
294Kb / 33P
   High-Performance EE CMOS Programmable Logic
logo
Advanced Micro Devices
MACH111-5 AMD-MACH111-5 Datasheet
145Kb / 28P
   High-Performance EE CMOS Programmable Logic
logo
List of Unclassifed Man...
MACH11SP ETC-MACH11SP Datasheet
193Kb / 33P
   High-Performance EE CMOS In-System Programmable Logic
logo
Lattice Semiconductor
MACH435-12 LATTICE-MACH435-12 Datasheet
254Kb / 30P
   High-Density EE CMOS Programmable Logic
MACH230-10 LATTICE-MACH230-10 Datasheet
230Kb / 29P
   High-Density EE CMOS Programmable Logic
logo
Advanced Micro Devices
MACH220-10 AMD-MACH220-10 Datasheet
213Kb / 33P
   High-Density EE CMOS Programmable Logic
MACH210A-7 AMD-MACH210A-7 Datasheet
301Kb / 51P
   High-Density EE CMOS Programmable Logic
logo
Lattice Semiconductor
MACH445-12 LATTICE-MACH445-12 Datasheet
214Kb / 28P
   High-Density EE CMOS Programmable Logic
MACH220-10 LATTICE-MACH220-10 Datasheet
230Kb / 29P
   High-Density EE CMOS Programmable Logic
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com