Electronic Components Datasheet Search |
|
RD151TS502US Datasheet(PDF) 4 Page - Renesas Technology Corp |
|
RD151TS502US Datasheet(HTML) 4 Page - Renesas Technology Corp |
4 / 9 page RD151TS502US REJ03D0898-0100 Rev.1.00 Apr 25, 2007 Page 2 of 6 Block Diagram 1/M 1/N VDD VSS IN OUT PDWN Synthesizer DIV SEL DIV2 Rpd = 100 k Ω Rpd = 100 k Ω Rpd = 100 k Ω Rpd = 100 k Ω Pin Descriptions Pin name No. Type Description VDD 1,2 Power Power supply VSS 3 Ground GND OUT 4 Output Clock signal output PDWN 5 Input Power-down control * 1 SEL 6 Input Frequency select * 1 IN 7 Input Clock signal input * 1 DIV2 8 Input Frequency select * 1 Note: 1. LVCMOS level input. Pull-down by internal resistor (100 k Ω). Power-down Function Table PDWN IC Operating OUTPUT Remark L Power-down Low level Default * 1 H Active Clock signal output Note: 1. All Circuits are set stand-by condition. Clock Frequency Table SEL DIV2 Output Frequency (IN:OUT Ratio) Remark L L 27.0 MHz (1:1) Default H L 33.75 MHz (1:1.25) L H 13.5 MHz (1:0.5) H H 16.875 MHz (1:0.625) |
Similar Part No. - RD151TS502US_15 |
|
Similar Description - RD151TS502US_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |