Electronic Components Datasheet Search |
|
ADF7025 Datasheet(PDF) 7 Page - Analog Devices |
|
ADF7025 Datasheet(HTML) 7 Page - Analog Devices |
7 / 44 page Data Sheet ADF7025 Rev. B | Page 7 of 44 TIMING CHARACTERISTICS VDD = 3 V ± 10%; VGND = 0 V, TA = 25°C, unless otherwise noted. Table 2. Parameter1 Limit at TMIN to TMAX Unit Test Conditions/Comments t1 <10 ns SDATA to SCLK setup time t2 <10 ns SDATA to SCLK hold time t3 <25 ns SCLK high duration t4 <25 ns SCLK low duration t5 <10 ns SCLK to SLE setup time t6 <20 ns SLE pulse width t8 <25 ns SCLK to SREAD data valid, readback t9 <25 ns SREAD hold time after SCLK, readback t10 <10 ns SCLK to SLE disable time, readback 1 Guaranteed by design, not production tested. TIMING DIAGRAMS SCLK SLE DB31 (MSB) DB30 DB2 DB1 (CONTROL BIT C2) SDATA DB0 (LSB) (CONTROL BIT C1) t6 t1 t2 t3 t4 t5 Figure 2. Serial Interface Timing Diagram t8 t3 t1 t2 t10 t9 X RV16 RV15 RV2 RV1 SCLK SDATA SLE SREAD REG7 DB0 (CONTROL BIT C1) Figure 3. Readback Timing Diagram |
Similar Part No. - ADF7025_15 |
|
Similar Description - ADF7025_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |