90

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate

and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which

may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation

P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902

TEL: (321) 724-7000

FAX: (321) 724-7240

EUROPE

Intersil SA

Mercure Center

100, Rue de la Fusee

1130 Brussels, Belgium

TEL: (32) 2.724.2111

FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.

Taiwan Limited

7F-6, No. 101 Fu Hsing North Road

Taipei, Taiwan

Republic of China

TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029

HCS74MS

AC Timing Diagrams and Load Circuit

AC VOLTAGE LEVELS

PARAMETER

HCS

UNITS

VCC

4.50

V

VIH

4.50

V

VS

2.25

V

VIL

0

V

GND

0

V

VS

INPUT

OUTPUT

OUTPUT

TTHL

80%

20%

80%

20%

VIH

VIL

VOH

VOL

VOH

VOL

TPLH

TPHL

VS

TTLH

DUT

TEST

CL

RL

POINT

CL = 50pF

RL = 500

Ω

Pulse Width, Setup, Hold Timing Diagram

Positive Edge Trigger and Load Circuit

PULSE WIDTH, SETUP, HOLD VOLTAGE LEVELS

PARAMETER

HCS

UNITS

VCC

4.50

V

VIH

4.50

V

VS

2.25

V

VIL

0

V

GND

0

V

INPUT

VIL

VIL

VS

VIH

CP INPUT

VIH

TH = Hold Time

TSU = Setup Time

TW = Pulse Width

TW

TSU

TH

TW

DUT

TEST

CL

RL

POINT

CL = 50pF

RL = 500

Ω

Spec Number

518772