Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT7206S15L Datasheet(PDF) 6 Page - Integrated Device Technology

Part # IDT7206S15L
Description  CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT7206S15L Datasheet(HTML) 6 Page - Integrated Device Technology

Back Button IDT7206S15L Datasheet HTML 2Page - Integrated Device Technology IDT7206S15L Datasheet HTML 3Page - Integrated Device Technology IDT7206S15L Datasheet HTML 4Page - Integrated Device Technology IDT7206S15L Datasheet HTML 5Page - Integrated Device Technology IDT7206S15L Datasheet HTML 6Page - Integrated Device Technology IDT7206S15L Datasheet HTML 7Page - Integrated Device Technology IDT7206S15L Datasheet HTML 8Page - Integrated Device Technology IDT7206S15L Datasheet HTML 9Page - Integrated Device Technology IDT7206S15L Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
5.04
6
IDT7203/7204/7205/7206 CMOS ASYNCHRONOUS FIFO
2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC TEST CONDITIONS
2661
tbl 07
CAPACITANCE(1) (TA = +25
°C, f = 1.0 MHz)
Symbol
Parameter
Condition
Max.
Unit
CIN
(1)
Input Capacitance
VIN = 0V
10
pF
COUT
(1,2)
Output Capacitance
VOUT = 0V
10
pF
NOTES:
2661
tbl 08
1. This parameter is sampled and not 100% tested.
2. With output deselected.
Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0V
5ns
1.5V
1.5V
See Figure 1
SIGNAL DESCRIPTIONS
Inputs:
DATA IN (D0–D8) — Data inputs for 9-bit wide data.
Controls:
RESET (
RS
RS) — Reset is accomplished whenever the Reset
(
RS) input is taken to a LOW state. During reset, both internal
read and write pointers are set to the first location. A reset is
required after power-up before a write operation can take place.
Both the Read Enable (
RR) and Write Enable (W
W) inputs must
be in the HIGH state during the window shown in Figure 2
(i.e. tRSS before the rising edge of
RS
RS) and should not
change until tRSR after the rising edge of
RS
RS.
WRITE ENABLE (
W
W)—Awritecycleisinitiatedonthefalling
edge of this input if the Full Flag (
FF) is not set. Data set-up and
hold times must be adhered-to, with respect to the rising edge
of the Write Enable (
W). Data is stored in the RAM array
sequentially and independently of any on-going read operation.
After half of the memory is filled, and at the falling edge of the
next write operation, the Half-Full Flag (
HF) will be set to LOW,
and will remain set until the difference between the write pointer
and read pointer is less-than or equal to one-half of the total
memory of the device. The Half-Full Flag (
HF) is reset by the
rising edge of the read operation.
To prevent data overflow, the Full Flag (
FF) will go LOW on
the falling edge of the last write signal, which inhibits further write
operations. Upon the completion of a valid read operation, the
Full Flag (
FF) will go HIGH after tRFF, allowing a new valid write
to begin. When the FIFO is full, the internal write pointer is
blocked from
W,soexternalchangesinWwillnotaffecttheFIFO
when it is full.
READ ENABLE (
RR) — A read cycle is initiated on the falling
edge of the Read Enable (
R),providedtheEmptyFlag(EF)isnot
set. The data is accessed on a First-In/First-Out basis, inde-
pendent of any ongoing write operations. After Read Enable (
R)
goes HIGH, the Data Outputs (Q0 through Q8) will return to a
high-impedance condition until the next Read operation. When
all the data has been read from the FIFO, the Empty Flag (
EF)
will go LOW, allowing the “final” read cycle but inhibiting further
read operations, with the data outputs remaining in a high-
impedance state. Once a valid write operation has been accom-
plished, the Empty Flag (
EF) will go HIGH after tWEF and a valid
Read can then begin. When the FIFO is empty, the internal read
pointer is blocked from
R so external changes will not affect the
FIFO when it is empty.
FIRST LOAD/RETRANSMIT (
FL
FL/RT
RT) — This is a dual-
purpose input. In the Depth Expansion Mode, this pin is
grounded to indicate that it is the first device loaded (see
Operating Modes). The Single Device Mode is initiated by
grounding the Expansion In (
XI).
The IDT7203/7204/7205/7206 can be made to retransmit
data when the Retransmit Enable Control (
RT) input is pulsed
LOW. A retransmit operation will set the internal read pointer to
the first location and will not affect the write pointer. The status
of the Flags will change depending on the relative locations of
the read and write pointers. Read Enable (
R) and Write Enable
(
W) must be in the HIGH state during retransmit. This feature is
useful when less than 2048/4096/8192/16384 writes are per-
formed between resets. The retransmit feature is not compat-
ible with the Depth Expansion Mode.
EXPANSION IN (
XI
XI) — This input is a dual-purpose pin.
Expansion In (
XI) is grounded to indicate an operation in the
single device mode. Expansion In (
XI) is connected to Expan-
sion Out (
XO) of the previous device in the Depth Expansion or
Daisy-Chain Mode.
1.1K
30pF*
680
5V
D.U.T.
OR EQUIVALENT CIRCUIT
2661 drw 03
Figure 1. Output Load
*Includes jig and scope capacitances.


Similar Part No. - IDT7206S15L

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT7206 IDT-IDT7206 Datasheet
112Kb / 14P
   CMOS ASYNCHRONOUS FIFO
IDT7206 IDT-IDT7206 Datasheet
213Kb / 14P
   First-In/First-Out Dual-Port memory
IDT7206 IDT-IDT7206 Datasheet
143Kb / 14P
   CMOS ASYNCHRONOUS FIFO
IDT7206L12DG IDT-IDT7206L12DG Datasheet
112Kb / 14P
   CMOS ASYNCHRONOUS FIFO
IDT7206L12DGI IDT-IDT7206L12DGI Datasheet
112Kb / 14P
   CMOS ASYNCHRONOUS FIFO
More results

Similar Description - IDT7206S15L

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
IDT72103 IDT-IDT72103 Datasheet
314Kb / 31P
   CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9
logo
Sharp Corporation
LH540205 SHARP-LH540205 Datasheet
136Kb / 17P
   CMOS 8192 x 9 Asynchronous FIFO
LH540204 SHARP-LH540204 Datasheet
156Kb / 18P
   CMOS 4096 x 9 Asynchronous FIFO
logo
Integrated Device Techn...
IDT72131 IDT-IDT72131 Datasheet
126Kb / 13P
   CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9
logo
Sharp Corporation
LH540203 SHARP-LH540203 Datasheet
156Kb / 17P
   CMOS 2048 x 9 Asynchronous FIFO
logo
Integrated Device Techn...
IDT72421 IDT-IDT72421 Datasheet
196Kb / 14P
   CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72132 IDT-IDT72132 Datasheet
137Kb / 13P
   CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9 4096 x 9
IDT72201 IDT-IDT72201 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
logo
List of Unclassifed Man...
IDT7202LA25SOI ETC2-IDT7202LA25SOI Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com