Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MD82C50A-5B Datasheet(PDF) 4 Page - Intersil Corporation

Part # MD82C50A-5B
Description  CMOS Asynchronous Communications Element
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

MD82C50A-5B Datasheet(HTML) 4 Page - Intersil Corporation

  MD82C50A-5B Datasheet HTML 1Page - Intersil Corporation MD82C50A-5B Datasheet HTML 2Page - Intersil Corporation MD82C50A-5B Datasheet HTML 3Page - Intersil Corporation MD82C50A-5B Datasheet HTML 4Page - Intersil Corporation MD82C50A-5B Datasheet HTML 5Page - Intersil Corporation MD82C50A-5B Datasheet HTML 6Page - Intersil Corporation MD82C50A-5B Datasheet HTML 7Page - Intersil Corporation MD82C50A-5B Datasheet HTML 8Page - Intersil Corporation MD82C50A-5B Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 21 page
background image
4
RTS
32
O
L
REQUEST TO SEND: The RTS signal is an output used to enable the modem. The
RTS pin is set low by writing a logic 1 to MCR (1) bit 1 of the Modem Control Regis-
ter. The RTS pin is reset high by Master Reset. When ACTIVE, the RTS pin indicates
to the DCE that the 82C50A has data ready to transmit. In half duplex operations,
RTS is used to control the direction of the line.
BAUDOUT
15
O
BAUDOUT: This output is a 16X clock out used for the transmitter section (16X =
16 times the data rate). The BAUDOUT clock rate is equal to the reference oscillator
frequency divided by the specified divisor in the Baud Rate Generator Divisor Latch-
es DLL and DLM. BAUDOUT may be used by the Receiver section by tying this out-
put to RCLK.
OUT1
34
O
L
OUTPUT 1: This is a general purpose output that can be programmed ACTIVE
(low) by settingVCR(2) (OUT1) of the Modem Control Register to a high level. The
OUT1 pin is set high by Master Reset. The OUT1 pin is INACTIVE (high) during loop
mode operation.
OUT2
31
O
L
OUTPUT 2: This is a general purpose output that can be programmed ACTIVE
(low) by setting MCR(3) (OUT1) of the Modem Control Register to a high level. The
OUT2 pin is set high by Master Reset. The OUT2 signal is INACTIVE (high) during
loop mode operation.
RI
39
1
L
RING INDICATOR: When low, RI indicates that a telephone ringing signal has been
received by the modem or data set. The RI signal is a modem control input whose
condition is tested by reading MSR(6) (RI). The Modem Status Register output TERI
(MSR(2)) indicates whether the RI input has changed from a Low to High since the
previous reading of the MSR. If the interrupt is enabled (IER (3) = 1) and RI changes
from a Low to High, an interrupt is generated. The ACTIVE (low) state of RI indicates
that the DCE is receiving a ringing signal. RI will appear ACTIVE for approximately
the same length of time as the ACTIVE segment of the ringing cycle. The INACTIVE
state of RI will occur during the INACTIVE segments not detected by the DCE. This
circuit is not disabled by the INACTIVE condition of DTR.
DCD
38
I
L
DATA CARRIER DETECT: When ACTIVE (low), DCD indicates that the data carrier
has been detected by the modem or data set. DCD is a modem input whose condi-
tion can be tested by the CPU by reading MSR(7) (DCD) of the Modem Status Reg-
ister. MSR(3) (DDCD) of the Modem Status Register indicates whether the DCD
input has changed since the previous reading of the MSR. DOD has no effect on the
receiver. If the DCD changes state with the modem status interrupt enabled, an in-
terrupt is generated.
When DCD is ACTIVE (low), the received line signal from the remote terminal is
within the limits specified by the DCE manufacturer. The INACTIVE (high) signal in-
dicates that the signal is not within the specified limits, or is not present.
MR
35
1
H
MASTER RESET: The MR input forces the 82C50A into an idle mode in which all
serial data activities are suspended. The Modem Control Register (MCR) along with
its associated outputs are cleared. The Line Status Register (LSR) is cleared except
for the THRE and TEMT bits, which are set. The 82C50A remains in an idle state
until programmed to resume serial data activities. The MR input is a Schmitt trigger
input. See the DC Electrical Characteristics for Schmitt trigger logic input voltage
levels. See Table 7 for a summary of Master Reset’s effect on 82C50A operation.
lNTRPT
30
O
H
INTERRUPT REQUEST: The lNTRPT output goes ACTIVE (high) when one of the
following interrupts has an ACTIVE (high) condition and is enabled by the Interrupt
Enable Register: Receiver Error flag, Received Data Available, Transmitter Holding
Register Empty, and Modem Status. The lNTRPT is reset low upon appropriate ser-
vice or a MR operation. See Figure 1. Interrupt Control Structure.
SIN
10
I
H
SERIAL DATA INPUT: The SIN input is the serial data input from the communication
line or modem to the 82C50A receiver circuits. A mark (1) is high, and a space (0)
is low. Data inputs on SIN are disabled when operating in the loop mode.
Pin Description (Continued)
SYMBOL
PIN
NUMBER
TYPE
ACTIVE
LEVEL
DESCRIPTION
82C50A


Similar Part No. - MD82C50A-5B

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
MD82C52/B RENESAS-MD82C52/B Datasheet
1,003Kb / 21P
   CMOS Serial Controller Interface
logo
Intersil Corporation
MD82C52B INTERSIL-MD82C52B Datasheet
398Kb / 20P
   CMOS Serial Controller Interface
MD82C54 INTERSIL-MD82C54 Datasheet
142Kb / 17P
   CMOS Programmable Interval Timer
March 1997
MD82C54 INTERSIL-MD82C54 Datasheet
386Kb / 22P
   CMOS Programmable Intervel Timer
MD82C54-10 INTERSIL-MD82C54-10 Datasheet
142Kb / 17P
   CMOS Programmable Interval Timer
March 1997
More results

Similar Description - MD82C50A-5B

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TL16C450 TI-TL16C450 Datasheet
350Kb / 25P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554 TI-TL16C554 Datasheet
478Kb / 33P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554A TI-TL16C554A Datasheet
605Kb / 10P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C550A TI-TL16C550A Datasheet
434Kb / 31P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C550B TI-TL16C550B Datasheet
499Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554A TI1-TL16C554A_13 Datasheet
1Mb / 46P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C554FNR TI-TL16C554FNR Datasheet
589Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C450 TI1-TL16C450_09 Datasheet
395Kb / 27P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C552AFNR TI-TL16C552AFNR Datasheet
473Kb / 38P
[Old version datasheet]   DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT
logo
IK Semicon Co., Ltd
IN16C554PL IKSEMICON-IN16C554PL Datasheet
426Kb / 24P
   QUAD-UART ASYNCHRONOUS COMMUNICATIONS ELEMENT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com