Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LS80C88 Datasheet(PDF) 10 Page - Intersil Corporation

Part # LS80C88
Description  CMOS 8/16-Bit Microprocessor
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

LS80C88 Datasheet(HTML) 10 Page - Intersil Corporation

Back Button LS80C88 Datasheet HTML 6Page - Intersil Corporation LS80C88 Datasheet HTML 7Page - Intersil Corporation LS80C88 Datasheet HTML 8Page - Intersil Corporation LS80C88 Datasheet HTML 9Page - Intersil Corporation LS80C88 Datasheet HTML 10Page - Intersil Corporation LS80C88 Datasheet HTML 11Page - Intersil Corporation LS80C88 Datasheet HTML 12Page - Intersil Corporation LS80C88 Datasheet HTML 13Page - Intersil Corporation LS80C88 Datasheet HTML 14Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
3-10
Bus Operation
The 80C88 address/data bus is broken into three parts: the
lower eight address/data bits (AD0-AD7), the middle eight
address bits (A8-A15), and the upper four address bits (A16-
A19). The address/data bits and the highest four address
bits are time multiplexed. This technique provides the most
efficient use of pins on the processor, permitting the use of
standard 40 lead package. The middle eight address bits are
not multiplexed, i.e., they remain valid throughout each bus
cycle. In addition, the bus can be demultiplexed at the
processor with a single address latch if a standard, nonmulti-
plexed bus is desired for the system.
Each processor bus cycle consists of at least four CLK
cycles. These are referred to as T1, T2, T3 and T4. (See
Figure 5). The address is emitted from the processor during
T1 and data transfer occurs on the bus during T3 and T4. T2
is used primarily for changing the direction of the bus during
read operations. In the event that a “Not Ready” indication is
given by the addressed device, “wait” states (TW) are
inserted between T3 and T4. Each inserted “wait” state is of
the same duration as a CLK cycle. Periods can occur
between 80C88 driven bus cycles. These are referred to as
“idle” states (TI), or inactive CLK cycles. The processor uses
these cycles for internal housekeeping.
During T1 of any bus cycle, the ALE (Address latch enable)
signal is emitted (by either the processor or the 82C88 bus
controller, depending on the MN/MX strap). At the trailing
edge of this pulse, a valid address and certain status infor-
mation for the cycle may be latched.
Status bits S0, S1, and S2 are used by the bus controller, in
maximum mode, to identify the type of bus transaction
according to Table 2.
Status bits S3 through S6 are multiplexed with high order
address bits and are therefore valid during T2 through T4.
S3 and S4 indicate which segment register was used to this
bus cycle in forming the address according to Table 3.
S5 is a reflection of the PSW interrupt enable bit. S6 is
always equal to 0.
FIGURE 18. BASIC SYSTEM TIMING
(4 + NWAIT) = TCY
T1
T2
T3
T4
TWAIT
T1
T2
T3
T4
TWAIT
(4 + NWAIT) = TCY
GOES INACTIVE IN THE STATE
JUST PRIOR TO T4
A19-A16
S6-S3
A7-A0
D15-D0
VALID
A7-A0
DATA OUT (D7-D0)
READY
READY
WAIT
WAIT
MEMORY ACCESS TIME
ADDR
STATUS
CLK
ALE
S2-S0
ADDR DATA
RD, INTA
READY
DT/R
DEN
WP
S6-S3
A19-A16
A15-A8
ADDR
A15-A8
BUS RESERVED
FOR DATA IN
80C88


Similar Part No. - LS80C88

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
LS80C86 INTERSIL-LS80C86 Datasheet
339Kb / 35P
   CMOS 16-Bit Microprocessor
January 9, 2009
More results

Similar Description - LS80C88

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
80C88 INTERSIL-80C88_04 Datasheet
620Kb / 32P
   CMOS 8/16-Bit Microprocessor
logo
Renesas Technology Corp
80C88 RENESAS-80C88 Datasheet
1Mb / 39P
   CMOS 8-/16-Bit Microprocessor
logo
Intersil Corporation
80C88 INTERSIL-80C88_08 Datasheet
606Kb / 38P
   CMOS 8-/16-Bit Microprocessor
logo
California Micro Device...
G65SC816 CALMIRCO-G65SC816 Datasheet
115Kb / 2P
   CMOS 8/16-BIT MICROPROCESSOR FAMILY
logo
OKI electronic componet...
MSM80C86A-10RS OKI-MSM80C86A-10RS Datasheet
269Kb / 37P
   16-Bit CMOS MICROPROCESSOR
logo
Renesas Technology Corp
80C86 RENESAS-80C86 Datasheet
1Mb / 38P
   CMOS 16-Bit Microprocessor
logo
Intersil Corporation
80C86 INTERSIL-80C86 Datasheet
686Kb / 37P
   CMOS 16-Bit Microprocessor
80C86 INTERSIL-80C86 Datasheet
339Kb / 35P
   CMOS 16-Bit Microprocessor
January 9, 2009
80C86 INTERSIL-80C86_06 Datasheet
804Kb / 37P
   CMOS 16-Bit Microprocessor
logo
OKI electronic componet...
MSM80C88A-10RS OKI-MSM80C88A-10RS Datasheet
270Kb / 37P
   8-Bit CMOS MICROPROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com