Electronic Components Datasheet Search |
|
82433LX Datasheet(PDF) 9 Page - Intel Corporation |
|
82433LX Datasheet(HTML) 9 Page - Intel Corporation |
9 / 53 page 82433LX82433NX 21 Host Interface Signals Signal Type Description A 150 ts ADDRESS BUS The bi-directional A 150 lines are connected to the address lines of the host bus The high order LBX (determined at reset time using the EOL signal) is connected to A 3116 and the low order LBX is connected to A 150 The host address bus is common with the Pentium processor second level cache PCMC and the two LBXs During CPU cycles A 313 are driven by the CPU and A 20 are driven by the PCMC all are inputs to the LBXs During inquire cycles the LBX drives the PCI master address onto the host address lines A 310 This snoop address is driven to the CPU and the PCMC by the LBXs to snoop L1 and the integrated second level tags respectively During PCI configuration cycles bound for the PCMC the LBXs will send or receive the configuration data tofrom the PCMC by copying the host data bus tofrom the host address bus The LBX drives both halves of the Qword host data bus with data from the 32-bit address during PCMC configuration read cycles The LBX drives the 32-bit address with either the low Dword or the high Dword during PCMC configuration write cycles In the 82433NX these pins contain weak internal pull-down resistors The high order 82433NX LBX samples A11 at the falling edge of reset to configure the LBX for PLL test mode When A11 is sampled low the LBX is in normal operating mode When A11 is sampled high the LBX drives the internal HCLK from the PLL on the EOL pin Note that A11 on the high order LBX is connected to the A27 line on the CPU address bus This same address line is used to put the PCMC into PLL test mode D 310 ts HOST DATA The bi-directional D 310 lines are connected to the data lines of the host data bus The high order LBX (determined at reset time using the EOL signal) is connected to the host data bus D 6348 and D 3116 lines and the low order LBX is connected to the host data bus D 4732 and D 150 lines In the 82433LX these pins contain weak internal pull-up resistors In the 82433NX these pins contain weak internal pull-down resistors HP 30 ts HOST DATA PARITY HP 30 are the bi-directional byte parity signals for the host data bus The low order parity bit HP 0 corresponds to D 70 while the high order parity bit HP 3 corresponds to D 3124 The HP 30 signals function as parity inputs during write cycles and as parity outputs during read cycles Even parity is supported and the HP 30 signals follow the same timings as D 310 In the 82433LX these pins contain weak internal pull-up resistors In the 82433NX these pins contain weak internal pull-down resistors 9 |
Similar Part No. - 82433LX |
|
Similar Description - 82433LX |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |