 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
E28F200BL-B150 Datasheet(PDF) 8 Page - Intel Corporation |
|
||||||||||||||||||||||||||||||
E28F200BL-B150 Datasheet(HTML) 8 Page - Intel Corporation |
|
|
8 / 42 page  28F200BL-TB 28F002BL-TB 15 Pin Descriptions for x8x16 28F200BL Symbol Type Name and Function A0–A16 I ADDRESS INPUTS for memory addresses Addresses are internally latched during a write cycle A9 I ADDRESS INPUT When A9 is at 12V the signature mode is accessed During this mode A0 decodes between the manufacturer and device ID’s When BYTE is at a logic low only the lower byte of the signatures are read DQ15 Ab1 is a don’t care in the signature mode when BYTE is low DQ0–DQ7 IO DATA INPUTSOUTPUTS Inputs array data on the second CE and WE cycle during a program command Inputs commands to the command user interface when CE and WE are active Data is internally latched during the write and program cycles Outputs array Intelligent Identifier and Status Register data The data pins float to tri-state when the chip is deselected or the outputs are disabled DQ8–DQ15 IO DATA INPUTOUTPUTS Inputs array data on the second CE and WE cycle during a program command Data is internally latched during the write and program cycles Outputs array data The data pins float to tri-state when the chip is deselected or the outputs are disabled as in the byte-wide mode (BYTE e ‘‘0’’) In the byte-wide mode DQ15 Ab1 becomes the lowest order address for data output on DQ0-DQ7 CE I CHIP ENABLE Activates the device’s control logic input buffers decoders and sense amplifiers CE is active low CE high deselects the memory device and reduces power consumption to standby levels If CE and RP are high but not at a CMOS high level the standby current will increase due to current flow through the CE and RP input stages RP I RESETDEEP POWER-DOWN Provides Three-State control Puts the device in deep power-down mode Locks the boot block from programerase When RP is at logic high level and equals 41V maximum the boot block is locked and cannot be programmed or erased When RP e 114V minimum the boot block is unlocked and can be programmed or erased When RP is at a logic low level the boot block is locked the deep power-down mode is enabled and the WSM is reset preventing any blocks from being programmed or erased therefore providing data protection during power transitions When RP transitions from logic low to logic high the flash memory enters the read-array mode OE I OUTPUT ENABLE Gates the device’s outputs through the data buffers during a read cycle OE is active low WE I WRITE ENABLE Controls writes to the Command Register and array blocks WE is active low Addresses and data are latched on the rising edge of the WE pulse 8 |
Similar Part No. - E28F200BL-B150 |
|
Similar Description - E28F200BL-B150 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
