Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72215LB50TFB Datasheet(PDF) 3 Page - Integrated Device Technology

Part # IDT72215LB50TFB
Description  CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72215LB50TFB Datasheet(HTML) 3 Page - Integrated Device Technology

  IDT72215LB50TFB Datasheet HTML 1Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 2Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 3Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 4Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 5Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 6Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 7Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 8Page - Integrated Device Technology IDT72215LB50TFB Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
3
IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO™
256 x 18-BIT, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
Commercial And Industrial Temperature Ranges
Symbol
Name
I/O
Description
D0–D17
Data Inputs
I
Data inputs for a 18-bit bus.
RS
Reset
I
When
RS is set LOW, internal read and write pointers are set to the first location of the
RAM array,
FF and PAF go HIGH, and PAE and EF go LOW. A reset is required before an
initial WRITE after power-up.
WCLK
Write Clock
I
When
WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK,
if the FIFO is not full.
WEN
Write Enable
I
When
WEN is LOW and LD is HIGH, data is written into the FIFO on every LOW-to-HIGH
transition of WCLK. When
WEN is HIGH, the FIFO holds the previous data. Data will not be
written into the FIFO if the
FF is LOW.
RCLK
Read Clock
I
When
REN is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the
FIFO is not empty.
REN
Read Enable
I
When
REN is LOW and LD is HIGH, data is read from the FIFO on every LOW-to-HIGH
transition of RCLK. When
REN is HIGH, the output register holds the previous data. Data will
not be read from the FIFO if the
EF is LOW.
OE
Output Enable
I
When
OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will
be in a high-impedance state.
LD
Load
I
When
LD is LOW, data on the inputs D0–D11 is written to the offset and depth registers
on the LOW-to-HIGH transition of the WCLK, when
WEN is LOW. When LD is LOW,
data on the outputs Q0–Q11 is read from the offset and depth registers on the LOW-to-
HIGH transition of the RCLK, when
REN is LOW.
FL
First Load
I
In the single device or width expansion configuration,
FL is grounded. In the depth expansion
configuration,
FL is grounded on the first device (first load device) and set to HIGH for all other
devices in the Daisy Chain.
WXI
Write Expansion
I
In the single device or width expansion configuration,
WXI is grounded. In the depth
expansion configuration,
WXI is connected to WXO (Write Expansion Out) of the previous device.
RXI
Read Expansion
I
In the single device or width expansion configuration,
RXI is grounded. In the depth expansion
configuration,
RXI is connected to RXO (Read Expansion Out) of the previous device.
FF
Full Flag
O
When
FF is LOW, the FIFO is full and further data writes into the input are inhibited. When
FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
EF
Empty Flag
O
When
EF is LOW, the FIFO is empty and further data reads from the output are inhibited.
When
EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE
Programmable
O
When
PAE is LOW, the FIFO is almost empty based on the offset programmed into the
Almost-Empty Flag
FIFO. The default offset at reset is 31 from empty for IDT72205LB, 63 from empty for
IDT72215LB, and 127 from empty for IDT72225LB/72235LB/72245LB.
PAF
Programmable
O
When
PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO.
Almost-Full Flag
The default offset at reset is 31 from full for IDT72205LB, 63 from full for IDT72215LB, and
127 from full for IDT72225LB/72235LB/72245LB.
WXO/HF
Write Expansion
O
In the single device or width expansion configuration, the device is more than half full
Out/Half-Full Flag
when
HF is LOW. In the depth expansion configuration, a pulse is sent from WXO to
WXI of the next device when the last location in the FIFO is written.
RXO
Read Expansion
O
In the depth expansion configuration, a pulse is sent from
RXO to RXI of the next device
Out
when the last location in the FIFO is read.
Q0–Q17
Data Outputs
O
Data outputs for a 18-bit bus.
VCC
Power
+5V power supply pins.
GND
Ground
Eight ground pins for the PLCC and seven pins for the TQFP/STQFP.
PIN DESCRIPTION


Similar Part No. - IDT72215LB50TFB

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72215LB IDT-IDT72215LB Datasheet
338Kb / 16P
   CMOS SyncFIFO
logo
Renesas Technology Corp
IDT72215LB RENESAS-IDT72215LB Datasheet
313Kb / 17P
   CMOS SyncFIFOTM
NOVEMBER 2017
More results

Similar Description - IDT72215LB50TFB

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74V215 TI-SN74V215_06 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215_08 Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
logo
Sharp Corporation
LH540235 SHARP-LH540235 Datasheet
369Kb / 46P
   2048 x 18 / 4096 x 18 Synchronous FIFOs
logo
Integrated Device Techn...
IDT72V205 IDT-IDT72V205 Datasheet
214Kb / 25P
   3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
logo
Sharp Corporation
LH540215 SHARP-LH540215 Datasheet
423Kb / 48P
   512 x 18 / 1024 x 18 Synchronous FIFO
logo
Integrated Device Techn...
IDT72605 IDT-IDT72605 Datasheet
209Kb / 20P
   CMOS SyncBiFIFOO 256 x 18 x 2 and 512 x 18 x 2
IDT72511 IDT-IDT72511 Datasheet
434Kb / 28P
   PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72805LB IDT-IDT72805LB Datasheet
334Kb / 26P
   CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
logo
Renesas Technology Corp
IDT72V805 RENESAS-IDT72V805 Datasheet
399Kb / 27P
   3.3 VOLT CMOS DUAL SyncFIFO™ DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18 and DUAL 4,096 x 18
MARCH 2018
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com