Electronic Components Datasheet Search |
|
IDT79R3052E-40J Datasheet(PDF) 8 Page - Integrated Device Technology |
|
IDT79R3052E-40J Datasheet(HTML) 8 Page - Integrated Device Technology |
8 / 23 page 5.3 8 IDT79R3051/79R3052 INTEGRATED RISControllers COMMERCIAL TEMPERATURE RANGE Airflow (ft/min) ØCA 0 200 400 600 800 1000 "J" Package 29 26 21 18 16 15 "MJ" Package* 22 14 12 11 9 8 2874 tbl 01 PERFORMANCE OVERVIEW The IDT79R3051 family achieves a very high level of performance. This performance is based on: • An efficient execution engine. The CPU performs ALU operations and store operations at a single cycle rate, and has an effective load time of 1.3 cycles, and a branch execution rate of 1.5 cycles (based on the ability of the compilers to avoid software interlocks). Thus, the execution engine achieves over 35MIPS performance when operating out of cache. • Large on-chip caches. The IDT79R3051 family contains caches which are substantially larger than those on the majority of today’s embedded microprocessors. These large caches minimize the number of bus transactions required, and allow the R3051 family to achieve actual sustained performance, very close to its peak execution rate. • Autonomous multiply and divide operations. The IDT79R3051 family features an on-chip integer multiplier/ divide unit which is separate from the other ALU. This allows the IDT79R3051 family to perform multiply or divide opera- tions in parallel with other integer operations, using a single multiply or divide instruction rather than “step” operations. • Integrated write buffer. The IDT79R3051 family features a four-deep write buffer, which captures store target ad- dresses and data at the processor execution rate and retires it to main memory at the slower main memory access rate. Use of on-chip write buffers eliminates the need for the processor to stall when performing store operations. • Burst read support. The IDT79R3051 family enables the system designer to utilize page mode or nibble mode RAMs when performing read operations to minimize the main memory read penalty and increase the effective cache hit rates. These techniques combine to allow the processor to achieve 35MIPS integer performance, and over 64,000 dhrystones at 40MHz without the use of external caches or zero wait-state memory devices. SELECTABLE FEATURES The IDT79R3051 family allows the system designer to configure some aspects of operation. These aspects are established when the device is reset and include: • Big Endian vs. Little Endian operation: The part can be configured to operate with either byte ordering convention, and in fact may also be dynamically switched between the two conventions. This facilitates the porting of applications from other processor architectures, and also permits inter- communications between various types of processors and databases. • Data cache refill of one or four words: The memory system must be capable of performing 4-word transfers to satisfy cache misses. This option allows the system de- signer to choose between one- and four-word refill on data cache misses, depending on the performance each option brings to his application. THERMAL CONSIDERATIONS The IDT79R3051 family utilizes special packaging tech- niques to improve the thermal properties of high-speed pro- cessors. Thus, all versions of the IDT79R3051 family are packaged in cavity-down packaging. The lowest cost members of the family use a standard cavity-down, injection molded PLCC package (the "J" pack- age). This package, coupled with the power reduction tech- niques employed in the design of the IDT79R3051 family, allows operation at speeds to 25MHz. However, at higher speeds, additional thermal care must be taken. For this reason, the IDT79R3051 family is also available in the MQUAD package (the "MJ" package), which is an all- aluminum package with the die attached to a normal copper lead-frame, mounted to the aluminum casing. The MQUAD allows for more efficient thermal transfer between the die and the case of the part due to the heat-spreading effect of the aluminum. The aluminum offers less internal resistance from one end of the package to the other, which reduces the temperature gradient across the package, and, therefore, presents a greater area for convection and conduction to the PCB for a given temperature. Even nominal amounts of airflow will dramatically reduce the junction temperature of the die, resulting in cooler operation. The MQUAD package is available at all frequencies, and is pin- and form-compatible with the PLCC package. Thus, designers can choose to utilize this package without changing their PCB. The members of the IDT79R3051 family are guaranteed in a case temperature range of 0 °C to +85°C. The type of package, speed (power) of the device, and airflow conditions affect the equivalent ambient conditions which meet this specification. The equivalent allowable ambient temperature, TA, can be calculated using the thermal resistance from case to ambient (ØCA) of the given package. The following equation relates ambient and case temperature: TA = TC - P * ØCA where P is the maximum power consumption at hot tempera- ture, calculated by using the maximum ICC specification for the device. Typical values for ØCA at various airflows are shown in Table 1 for the various packages. Table 1. Thermal Resistance (ØCA) at Various Airflows (*estimated: final values tbd) |
Similar Part No. - IDT79R3052E-40J |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |