Electronic Components Datasheet Search |
|
IDT54FCT162646CTE Datasheet(PDF) 7 Page - Integrated Device Technology |
|
IDT54FCT162646CTE Datasheet(HTML) 7 Page - Integrated Device Technology |
7 / 9 page IDT54/74FCT16646T/AT/CT/ET, 162646T/AT/CT/ET FAST CMOS 16-BIT BUS TRANSCEIVER/REGISTER MILITARY AND COMMERCIAL TEMPERATURE RANGES 5.13 7 SWITCHING CHARACTERISTICS OVER OPERATING RANGE 2540 tbl 09 2540 tbl10 NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design. 4. This limit is guaranteed but not tested. FCT16646T/162646T FCT16646AT/162646AT Com'l. Mil. Com'l. Mil. Symbol Parameter Condition(1) Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Unit tPLH tPHL Propagation Delay Bus to Bus CL = 50pF RL = 500 Ω 2.0 9.0 2.0 11.0 2.0 6.3 2.0 7.7 ns tPZH tPZL Output Enable Time xDIR or x OE to Bus 2.0 14.0 2.0 15.0 2.0 9.8 2.0 10.5 ns tPHZ tPLZ Output Disable Time xDIR or x OE to Bus 2.0 9.0 2.0 11.0 2.0 6.3 2.0 7.7 ns tPLH tPHL Propagation Delay Clock to Bus 2.0 9.0 2.0 10.0 2.0 6.3 2.0 7.0 ns tPLH tPHL Propagation Delay xSBA or xSAB to Bus 2.0 11.0 2.0 12.0 2.0 7.7 2.0 8.4 ns tSU Set-up Time HIGH or LOW Bus to Clock 4.0 — 4.5 — 2.0 — 2.0 — ns tH Hold Time HIGH or LOW Bus to Clock 2.0 — 2.0 — 1.5 — 1.5 — ns tW Clock Pulse Width HIGH or LOW 6.0 — 6.0 — 5.0 — 5.0 — ns tSK(o) Output Skew(3) — 0.5 — 0.5 — 0.5 — 0.5 ns FCT16646CT/162646CT FCT16646ET/162646ET Com'l. Mil. Com'l. Mil. Symbol Parameter Condition(1) Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Unit tPLH tPHL Propagation Delay Bus to Bus CL = 50pF RL = 500 Ω 1.5 5.4 1.5 6.0 1.5 3.8 — — ns tPZH tPZL Output Enable Time xDIR or x OE to Bus 1.5 7.8 1.5 8.9 1.5 4.8 — — ns tPHZ tPLZ Output Disable Time xDIR or x OE to Bus 1.5 6.3 1.5 7.7 1.5 4.0 — — ns tPLH tPHL Propagation Delay Clock to Bus 1.5 5.7 1.5 6.3 1.5 3.8 — — ns tPLH tPHL Propagation Delay xSBA or xSAB to Bus 1.5 6.2 1.5 7.0 1.5 4.2 — — ns tSU Set-up Time HIGH or LOW Bus to Clock 2.0 — 2.0 — 2.0 — — — ns tH Hold Time HIGH or LOW Bus to Clock 1.5 — 1.5 — 0.0 — — — ns tW Clock Pulse Width HIGH or LOW 5.0 — 5.0 — 3.0(4) ——— ns tSK(o) Output Skew(3) — 0.5 — 0.5 — 0.5 — — ns |
Similar Part No. - IDT54FCT162646CTE |
|
Similar Description - IDT54FCT162646CTE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |