IDT54FCT88915TT70PY datasheet(5/11 Pages) IDT

Part #	IDT54FCT88915TT70PY

Description	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

Download	11 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

5 / 11 page

IDT54/74FCT88915TT 55/70/100/133

LOW SKEW PLL-BASED CLOCK DRIVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

9.7

5

Symbol

Parameter

Condition(1)

Min.

Max.

Unit

tRISE/FALL

All outputs

Rise/Fall Time

(between 0.8V and 2.0V)

Load = 50

Ω to

VCC/2, CL = 20pF

0.2(2)

1.2

ns

tPULSE WIDTH (3)

All outputs(3)

Output Pulse Width

Q0-Q4, Q5, Q/2, 2Q @ 1.5V

0.5tCYCLE – 0.5(5)

0.5tCYCLE + 0.5(5)

ns

tPD

SYNC-FEEDBACK(3)

SYNC input to FEEDBACK delay

(measured at SYNC0 or 1 and FEEDBACK

input pins)

Load = 50

Ω to

VCC/2, CL = 20pF

0.1

µF from LF to

Analog GND(9)

–0.5

+0.5

ns

tSKEWr

(rising)(3,4)

Output to Output Skew

between outputs 2Q, Q0-Q4,

Q/2 (rising edges only)

Load = 50

Ω to

VCC/2, CL = 20pF

—

350

ps

tSKEWf

(falling)(3,4)

Output to Output Skew

between outputs Q0-Q4 (falling edges only)

—

350

ps

tSKEWall (3,4)

Output to Output Skew

2Q, Q/2, Q0-Q4 rising, Q5 falling

—

500

ps

tLOCK(6)

Time required to acquire

Phase-Lock from time

SYNC input signal is received

1(2)

10

ms

tPZH

tPZL

Output Enable Time

OE/RST (LOW-to-HIGH) to Q, 2Q, Q/2, Q

3(2)

14

ns

tPHZ

tPLZ

Output Disable Time

OE/RST (HIGH-to-LOW) to Q, 2Q, Q/2, Q

3(2)

14

ns

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

GENERAL AC SPECIFICATION NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested.

3. These specifications are guaranteed but not production tested.

4. Under equally loaded conditions, as specified under test conditions, and at a fixed temperature and voltage.

5. tCYCLE = 1/frequency at which each output (Q, Q, Q/2 or 2Q) is expected to run.

6. With VCC fully powered-on and an output properly connected to the FEEDBACK pin. tLOCK Max. is with C1 = 0.1

µF, tLOCK Min. is with C1 = 0.01µF.

(Where C1 is loop filter capacitor shown in Figure 1).

3072 tbl 08

Similar Part No. - IDT54FCT88915TT70PY

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT54FCT807BT	130Kb / 7P	FAST CMOS 1-TO-10 CLOCK DRIVER
	IDT54FCT807BTD	130Kb / 7P	FAST CMOS 1-TO-10 CLOCK DRIVER
	IDT54FCT807BTDB	130Kb / 7P	FAST CMOS 1-TO-10 CLOCK DRIVER
	IDT54FCT807BTE	130Kb / 7P	FAST CMOS 1-TO-10 CLOCK DRIVER
	IDT54FCT807BTEB	130Kb / 7P	FAST CMOS 1-TO-10 CLOCK DRIVER

More results

Similar Description - IDT54FCT88915TT70PY

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT74FCT388915T	145Kb / 11P	3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE)
Integrated Device Techn...	IDT74FCT388915T	1Mb / 10P	3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
Renesas Technology Corp	IDT74FCT388915T	506Kb / 13P	3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) MARCH 2016
Motorola, Inc	MC88LV915T	143Kb / 12P	Low Voltage Low Skew CMOS PLL Clock Driver, 3-State
Integrated Device Techn...	IDT74FCT3932-100	131Kb / 9P	3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
Motorola, Inc	MC88LV915T	127Kb / 11P	LOW SKEW CMOS PLL CLOCK DRIVER
	MC88915TFN55	216Kb / 20P	LOW SKEW CMOS PLL CLOCK DRIVER
	MC88915FN70	154Kb / 13P	Low Skew CMOS PLL Clock Driver
	MC88915	147Kb / 13P	Low Skew CMOS PLL Clock Driver
	MC88LV926	108Kb / 10P	LOW SKEW CMOS PLL 68060 CLOCK DRIVER

More results

IDT54FCT88915TT70PY Datasheet(PDF) 5 Page - Integrated Device Technology

IDT54FCT88915TT70PY Datasheet(HTML) 5 Page - Integrated Device Technology

Similar Part No. - IDT54FCT88915TT70PY

Similar Description - IDT54FCT88915TT70PY

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Datasheet Download

Link URL