Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72521L35J Datasheet(PDF) 8 Page - Integrated Device Technology

Part # IDT72521L35J
Description  PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72521L35J Datasheet(HTML) 8 Page - Integrated Device Technology

Back Button IDT72521L35J Datasheet HTML 4Page - Integrated Device Technology IDT72521L35J Datasheet HTML 5Page - Integrated Device Technology IDT72521L35J Datasheet HTML 6Page - Integrated Device Technology IDT72521L35J Datasheet HTML 7Page - Integrated Device Technology IDT72521L35J Datasheet HTML 8Page - Integrated Device Technology IDT72521L35J Datasheet HTML 9Page - Integrated Device Technology IDT72521L35J Datasheet HTML 10Page - Integrated Device Technology IDT72521L35J Datasheet HTML 11Page - Integrated Device Technology IDT72521L35J Datasheet HTML 12Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
5.32
8
IDT72511/IDT72521
BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY
MILITARY AND COMMERCIAL TEMPERATURE RANGES
request DMA circuitry can also be reset independently. A
software Reset All command resets all the pointers, the DMA
request circuitry, and sets all the Configuration Registers to
their default condition. Note that a hardware reset is NOT the
same as a software Reset All command. Table 6 shows the
BiFIFO state after the different hardware and software resets
Status Register
The Status Register reports the state of the programmable
flags and the DMA read/write direction. The Status Register
is read by setting
CSA = 0, A1 = 1, A0 = 1 (see Table 1). See
Table 7 for the Status Register format.
Configuration Registers
The eight Configuration Register formats are shown in
RESET COMMAND FUNCTIONS
2668 tbl 04
Table 3. Reset Command Functions
DMA DIRECTION COMMAND FUNCTIONS
Operands
Function
XX0
Write B
→A FIFO
XX1
Read A
→B FIFO
Reset
Operands
Function
000
No Operation
001
Reset B
→A FIFO (Read, Write, and Rewrite
Pointers = 0)
010
Reset A
→B FIFO (Read, Write, and Reread
Pointers = 0)
011
Reset B
→A and A→B FIFO
100
Reset Internal DMA Request Circuitry
101
No Operation
110
No Operation
111
Reset All
Reset
The IDT72511 and IDT72521 have a hardware reset pin
(
RS) that resets all BiFIFO functions. A hardware reset re-
quires the following four conditions:
RBandWBmustbeHIGH,
RER and REW must be HIGH, LDRER and LDREW must be
LOW, and
DSA must be HIGH (Figure 9). After a hardware
reset, the BiFIFO is in the following state: Configuration
Registers 0-3 are 0000H, Configuration Register 4 is set to
6420H, and Configuration Registers 5, 6 and 7 are 0000H.
Additionally, all the pointers including the Reread and Rewrite
Pointers are set to 0, the DMA direction is set to B
→A write,
and the internal DMA request circuitry is cleared (set to its
initial state).
A software reset command can reset A
→B pointers and the
B
→A pointers to 0 independently or together. The internal
CS
CSA
A1
A0
Read
Write
00
0
B
→A FIFO
A
→B FIFO
0
0
1
9-bit Bypass Path
9-bit Bypass Path
0
1
0
Configuration
Registers
Configuration
Registers
0
1
1
Status Register
Command
Register
1
X
X
Disabled
Disabled
PORT A RESOURCE SELECTION
2668 tbl 03
Table 1. Accessing Port A Resources Using
CSA, A0 and A1
Command
Opcode
Function
0000
Reset BiFIFO (see Table 3)
0001
Select Configuration Register (see Table 4)
0010
Load Reread Pointer with Read Pointer Value
0011
Load Rewrite Pointer with Write Pointer Value
0100
Load Read Pointer with Reread Pointer Value
0101
Load Write Pointer with Rewrite Pointer Value
0110
Set DMA Transfer Direction (see Table 5)
0111
Reserved
1000
Increment A
→B FIFO Read Pointer (Port B)
1001
Increment B
→A FIFO Write Pointer (Port B)
1010
Reserved
1011
Reserved
COMMAND OPERATIONS
2668 tbl 07
Table 5. Set DMA Direction Command Functions. Command Only
Operates in Peripheral Interface Mode
Operands
Function
000
Select Configuration Register 0
001
Select Configuration Register 1
010
Select Configuration Register 2
011
Select Configuration Register 3
100
Select Configuration Register 4
101
Select Configuration Register 5
110
Select Configuration Register 6
111
Select Configuration Register 7
SELECT CONFIGURATION REGISTER/
COMMAND FUNCTIONS
2668 tbl 06
Table 4. Select Configuration Register Functions.
2668 tbl 05
Table 2. Functions Performed by Port A Commands


Similar Part No. - IDT72521L35J

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72520 IDT-IDT72520 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72520L25J IDT-IDT72520L25J Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72520L35J IDT-IDT72520L35J Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72520L50J IDT-IDT72520L50J Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
More results

Similar Description - IDT72521L35J

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH540215 SHARP-LH540215 Datasheet
423Kb / 48P
   512 x 18 / 1024 x 18 Synchronous FIFO
logo
Integrated Device Techn...
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
logo
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
logo
Texas Instruments
SN74V215 TI-SN74V215_06 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215_08 Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
logo
Integrated Device Techn...
IDT72105 IDT-IDT72105 Datasheet
179Kb / 12P
   CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1024 x 16
IDT72V205 IDT-IDT72V205 Datasheet
214Kb / 25P
   3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
logo
Renesas Technology Corp
IDT72255LA RENESAS-IDT72255LA Datasheet
404Kb / 28P
   CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
NOVEMBER 2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com