Electronic Components Datasheet Search |
|
IDT71V509 Datasheet(PDF) 1 Page - Integrated Device Technology |
|
IDT71V509 Datasheet(HTML) 1 Page - Integrated Device Technology |
1 / 9 page Integrated Device Technology, Inc. COMMERCIAL TEMPERATURE RANGE AUGUST 1996 ©1996 Integrated Device Technology, Inc. 11.3 DSC-3618/1 1 FEATURES: • 128K x 8 memory configuration • High speed - 66 MHz (9 ns Clock-to-Data Access) • Flow-Through Output • No dead cycles between Write and Read Cycles • Low power deselect mode • Single 3.3V power supply ( ±5%) • Packaged in 44-lead SOJ The IDT logo is a registered trademark and CacheRAM, Zero Bus Turnaround and ZBTare trademarks of Integrated Device Technology, Inc. Pentium is a trademark of Intel Corp. PowerPC is a trademark of International Business Machines, Inc. during one clock cycle, and one clock cycle later its associated data cycle occurs, be it read or write. The IDT71V509 contains data, address, and control signal registers. Output Enable is the only asynchronous signal, and can be used to disable the output at any time. A Clock Enable ( CEN)pinallowsoperationoftheIDT71V509 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high. A Chip Select (CS) pin allows the user to deselect the device when desired. If CS is high, no new memory operation is initiated, but any pending data transfers (reads and writes) will still be completed. The IDT71V509 utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 400-mil 44- lead small outline J-lead plastic package (SOJ) for high board density. DESCRIPTION: The IDT71V509 is a 3.3V high-speed 1,024,576-bit syn- chronous SRAM organized as 128K x 8. It is designed to eliminate dead cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBT ™, or Zero Bus Turnaround™. Addresses and control signals are applied to the SRAM FUNCTIONAL BLOCK DIAGRAM ADVANCE INFORMATION IDT71V509 128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBT ™ AND FLOW-THROUGH OUTPUT Clk DQ DQ DQ Control Address Clock Data SRAM Control Logic Address Control DI DO Mux Sel Gate OE ( WE, CS, CEN) 3618 drw 01 |
Similar Part No. - IDT71V509 |
|
Similar Description - IDT71V509 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |