Electronic Components Datasheet Search |
|
IDT70825L45G Datasheet(PDF) 8 Page - Integrated Device Technology |
|
IDT70825L45G Datasheet(HTML) 8 Page - Integrated Device Technology |
8 / 21 page 6.31 8 IDT70825S/L HIGH-SPEED 8K x 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY MILITARY AND COMMERCIAL TEMPERATURE RANGES TRUTH TABLE IV – SEQUENTIAL ADDRESS POINTER OPERATIONS (1,2,3,4,5) Inputs/Outputs SCLK SLD SLD SLD SLD SLD SSTRT SSTRT SSTRT SSTRT SSTRT1 SSTRT SSTRT SSTRT SSTRT SSTRT2 SOE SOE SOE SOE SOE MODE H L H X Start address for Buffer #1 loaded into Address Pointer. H H L X Start address for Buffer #2 loaded into Address Pointer. LH H H(6) Data on SI/O0-SI/O12 loaded into Address Pointer. NOTES: 3016 tbl 14 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance. 2. RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations. 3. CE, OE, R/W, LB, UB, and I/O0-I/O15 are unrelated to the sequential port control and operation, except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access. 4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table. 5. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles. 6. SOE may be LOW with SCE deselect or in the write mode using SR/W. ADDRESS POINTER LOAD CONTROL (SLD) In SLD mode, there is an internal delay of one cycle before the address pointer changes in the cycle following SLD. When SLD is LOW, data on the inputs SI/O0-SI/O12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the address location contained in the data-in register. SSTRT1, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already. NOTE: 1. At SCLK edge (A), SI/O0-SI/O12 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be high to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT1,2 must be high to ensure for proper sequential address pointer loading. For SSTRT1 or SSTRT2, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C). SEQUENTIAL LOAD OF ADDRESS INTO POINTER/COUNTER (1) 15 MSB LSB SI/O BITS H 3016 drw 09 HH H 12 ------------------------------------------------------------------------------------------------------------ Address Loaded into Pointer 0 14 13 NOTE: 1. "H" = VIH for the SI/O intput state. SLD SCLK SI/O0-11 SSTRT1,2 A B ADDRIN 3016 drw 08 C DATAOUT (1) SLD SLD SLD SLD SLD MODE (1) |
Similar Part No. - IDT70825L45G |
|
Similar Description - IDT70825L45G |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |