Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ICS1572M-301 Datasheet(PDF) 2 Page - Integrated Circuit Systems

Part # ICS1572M-301
Description  User Programmable Differential Output Graphics Clock Generator
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS1572M-301 Datasheet(HTML) 2 Page - Integrated Circuit Systems

  ICS1572M-301 Datasheet HTML 1Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 2Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 3Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 4Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 5Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 6Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 7Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 8Page - Integrated Circuit Systems ICS1572M-301 Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 19 page
background image
Overview
The ICS1572 is ideally suited to provide the graphics system
clock signals required by high-performance video DACs.
Fully programmable feedback and reference divider capability
allow virtually any frequency to be generated, not just simple
multiples of the reference frequency. The ICS1572 uses the
latest generation of frequency synthesis techniques developed
by ICS and is completely suitable for the most demanding
video applications.
PLL Synthesizer Description -
Ratiometric Mode
The ICS1572 generates its output frequencies using phase-
locked loop techniques. The phase-locked loop (or PLL) is a
closed-loop feedback system that drives the output frequency
to be ratiometrically related to the reference frequency pro-
vided to the PLL (see Figure 1). The reference frequency is
generated by an on-chip crystal oscillator or the reference
frequency may be applied to the ICS1572 from an external
frequency source.
The phase-frequency detector shown in the block diagram
drives the voltage-controlled oscillator, or VCO, to a frequency
that will cause the two inputs to the phase-frequency detector
to be matched in frequency and phase. This occurs when:
F(XTAL1) . Feedback Divider
F(VCO): =
Reference Divider
This expression is exact; that is, the accuracy of the output
frequency depends solely on the reference frequency provided
to the part (assuming correctly programmed dividers).
The VCO gain is programmable, which permits the ICS1572 to
be optimized for best performance at all operating frequencies.
The reference divider may be programmed for any modulus
from 1 to 128 in steps of one.
The feedback divider may be programmed for any modulus
from 37 through 391 in steps of one. Any even modulus from
392 through 782 can also be achieved by setting the “double”
bit which doubles the feedback divider modulus. The feedback
divider makes use of a dual-modulus prescaler technique that
allows the programmable counters to operate at low speed
without sacrificing resolution. This is an improvement over
conventional fixed prescaler architectures that typically im-
pose a factor-of-four penalty (or larger) in this respect.
Table 1 permits the derivation of “A” & “M” counter program-
ming directly from desired modulus.
PLL Post-Scaler
A programmable post-scaler may be inserted between the VCO
and the CLK+ and CLK- outputs of the ICS1572. This is useful
in generating of lower frequencies, as the VCO has been
optimized for high-frequency operation.
The post-scaler allows the selection of:
VCO frequency
VCO frequency divided by 2
VCO frequency divided by 4
Internal register bit (AUXCLK) value
Load Clock Divider
The ICS1572 has an additional programmable divider
(referred to in Figure 1 as the N1 divider) that is used to
generate the LOAD clock frequency for the video DAC. The
modulus of this divider may be set to 3, 4, 5, 6, 8, or 10 under
register control. The design of this divider permits the output
duty factor to be 50/50, even when an odd modulus is selected.
The input frequency to this divider is the output of the PLL
post-scaler described above.
Digital Inputs - ICS1572-101 Option
The AD0-AD3 pins and the STROBE pin are used to load all
control registers of the ICS1572 (-101 option). The AD0-AD3
and STROBE pins are each equipped with a pull-up and will
be at a logic HIGH level when not connected. They may be
driven with standard TTL or CMOS logic families.
The address of the register to be loaded is latched from the
AD0-AD3 pins by a negative edge on the STROBE pin. The
data for that register is latched from the AD0-AD3 pins by a
positive edge on the STROBE pin. See Figure 2 for a timing
diagram. After power-up, the ICS1572-101 requires 32 regis-
ter writes for new programming to become effective. Since
only 13 registers are used at present, the programming system
can perform 19 “dummy” writes to address 13 or 14 to com-
plete the sequence.
ICS1572
2


Similar Part No. - ICS1572M-301

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS1574B ICST-ICS1574B Datasheet
187Kb / 12P
   User Programmable Laser Engine Pixel Clock Generator
logo
Renesas Technology Corp
ICS1574B RENESAS-ICS1574B Datasheet
577Kb / 13P
   User Programmable Laser Engine Pixel Clock Generator
2019
logo
Integrated Circuit Syst...
ICS1574BEB ICST-ICS1574BEB Datasheet
187Kb / 12P
   User Programmable Laser Engine Pixel Clock Generator
logo
Renesas Technology Corp
ICS1574BEB RENESAS-ICS1574BEB Datasheet
577Kb / 13P
   User Programmable Laser Engine Pixel Clock Generator
2019
logo
Integrated Circuit Syst...
ICS1574BM ICST-ICS1574BM Datasheet
187Kb / 12P
   User Programmable Laser Engine Pixel Clock Generator
More results

Similar Description - ICS1572M-301

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS1562B ICST-ICS1562B Datasheet
289Kb / 20P
   User Programmable Differential Output Graphics Clock Generator
logo
Renesas Technology Corp
ICS1562B RENESAS-ICS1562B Datasheet
295Kb / 20P
   User Programmable Differential Output Graphics Clock Generator
10/07/04
logo
List of Unclassifed Man...
CH9294 ETC1-CH9294 Datasheet
199Kb / 6P
   DUAL GRAPHICS CLOCK GENERATOR
logo
Integrated Circuit Syst...
ICS2595 ICST-ICS2595 Datasheet
272Kb / 12P
   User-Programmable Dual High-Performance Clock Generator
ICS2572 ICST-ICS2572 Datasheet
144Kb / 10P
   User-Programmable Dual High-Performance Clock Generator
logo
Renesas Technology Corp
ICS1574B RENESAS-ICS1574B Datasheet
577Kb / 13P
   User Programmable Laser Engine Pixel Clock Generator
2019
logo
Integrated Circuit Syst...
ICS1574B ICST-ICS1574B Datasheet
187Kb / 12P
   User Programmable Laser Engine Pixel Clock Generator
logo
Cypress Semiconductor
CY24141-3 CYPRESS-CY24141-3 Datasheet
67Kb / 6P
   MediaClock Graphics Clock Generator
logo
Integrated Circuit Syst...
ICS1522 ICST-ICS1522 Datasheet
366Kb / 13P
   User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator
ICS1567 ICST-ICS1567 Datasheet
161Kb / 11P
   Differential Output Video Dot Clock Generator
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com