Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HY51V18163HGJ-7 Datasheet(PDF) 11 Page - Hynix Semiconductor

Part # HY51V18163HGJ-7
Description  1M x 16Bit EDO DRAM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY51V18163HGJ-7 Datasheet(HTML) 11 Page - Hynix Semiconductor

Back Button HY51V18163HGJ-7 Datasheet HTML 4Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 5Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 6Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 7Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 8Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 9Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 10Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 11Page - Hynix Semiconductor HY51V18163HGJ-7 Datasheet HTML 12Page - Hynix Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 11 / 12 page
background image
HY51V(S)18163HG/HGL
Rev.0.1/Apr.01
11
17. Access time is determined by the longest among tAA or tCAC or tACP
18. In delayed write or read-modify-write cycels, OE must disable output buffer prior to applying data to the
device, After /RAS is reset, if tOEH>=tCWL, the I/O pin will remain open circuit (high impedance)
If tOEH < tCWL, invalid data will be out at each I/O
19. When both /UCAS and /LCAS go low at the same time, all 16 bit data are written into the device
/UCAS and /LCAS cannot be staggered within the same write / read cycles.
20. All the Vcc and Vss pins shall be supplied with the same voltages
21. tASC, tCAH, tRCS, tWCS, tWCH, tCSR and tRPC are determined by the earlier falling edge of /UCAS
or /LCAS.
22. tCRP, tCHR, tRCH, tACP and tCPW are determined by the later rising edge of /UCAS or /LCAS.
23. tCWL, tDH, tDS and tCSH should be satisfied by both /UCAS and /LCAS
24. tCP is determined by that time the both /UCAS and /LCAS are high.
25. tHPC(min) can be achieved during a series of EDO page mode write cycles or EDO mode write cycles
It both write and read operation are mixed in a EDO mode /RAS cycle(EDO mode mix cycle(1,2))
minimum value of /CAS cycle(tCAS+tCP+2tT) becomes greater than the specified tHPC(min) value.
The value of /CAS cycle time of mixed EDO mode is shown in EDO mode mix cycle (1) and (2)
26. When output buffers are enabled once, sustain the low impedance state until valid data is obtained
When output buffer is turned on and off within a very short time, generally it causes large Vcc/Vss line
noise, which causes to degrade VIH min / VIL max level
27. Data output turns off and becomes high impedance from later rising edge of /RAS and /CAS.
Hold time and turn off time are specified by the timing specification of later rising edge of /RAS and
/CAS between tOHR and tOH, and between tOFR and tOFF
28. EDO High-Z control by /OE or /WE. /OE rising edge disables data outputs. When /OE goes high
during /CAS high, the data will not come out until next /CAS access. When /WE goes low during
/CAS high, the data will not come out until next /CAS access
29. Please do not use tRASS timing, 10us<=tRASS<=100us. During this period, The device is in transition
state from normal operation mode to self refresh mode. If tRASS>=100us, then RAS
30. H or L ( H : VIH(min) <=VIN <= VIH(max), L : VIL(min) <= VIN <= VIL(max))


Similar Part No. - HY51V18163HGJ-7

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY51V65163HG HYNIX-HY51V65163HG Datasheet
96Kb / 11P
   4M x 16Bit EDO DRAM
HY51V65163HGJ-45 HYNIX-HY51V65163HGJ-45 Datasheet
96Kb / 11P
   4M x 16Bit EDO DRAM
HY51V65163HGJ-5 HYNIX-HY51V65163HGJ-5 Datasheet
96Kb / 11P
   4M x 16Bit EDO DRAM
HY51V65163HGJ-6 HYNIX-HY51V65163HGJ-6 Datasheet
96Kb / 11P
   4M x 16Bit EDO DRAM
HY51V65163HGT-45 HYNIX-HY51V65163HGT-45 Datasheet
96Kb / 11P
   4M x 16Bit EDO DRAM
More results

Similar Description - HY51V18163HGJ-7

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY51VS65163HG HYNIX-HY51VS65163HG Datasheet
96Kb / 11P
   4M x 16Bit EDO DRAM
logo
Elite Semiconductor Mem...
M12L32162A ESMT-M12L32162A Datasheet
702Kb / 29P
   1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A ESMT-M52S32162A_1 Datasheet
786Kb / 30P
   1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A ESMT-M52S32162A Datasheet
770Kb / 30P
   1M x 16Bit x 2Banks Synchronous DRAM
M52D32162A ESMT-M52D32162A Datasheet
767Kb / 30P
   1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A ESMT-M12L32162A_09 Datasheet
761Kb / 29P
   1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A_0712 ESMT-M12L32162A_0712 Datasheet
693Kb / 28P
   1M x 16Bit x 2Banks Synchronous DRAM
logo
Siemens Semiconductor G...
HYM64V1005GU-5 SIEMENS-HYM64V1005GU-5 Datasheet
74Kb / 14P
   3.3V 1M x 64-Bit EDO-DRAM Module 3.3V 1M x 72-Bit EDO-DRAM Module
logo
Samsung semiconductor
KM416S4030C SAMSUNG-KM416S4030C Datasheet
124Kb / 11P
   1M x 16Bit x 4 Banks Synchronous DRAM
logo
List of Unclassifed Man...
AS4LC1M16E5 ETC-AS4LC1M16E5 Datasheet
604Kb / 22P
   3V 1M X 6 CMOS DRAM (EDO)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com