Electronic Components Datasheet Search |
|
UJA1078ATW Datasheet(PDF) 11 Page - NXP Semiconductors |
|
UJA1078ATW Datasheet(HTML) 11 Page - NXP Semiconductors |
11 / 54 page UJA1078A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 — 28 January 2011 11 of 54 NXP Semiconductors UJA1078A High-speed CAN/dual LIN core system basis chip 6.2.2 Register map The first three bits (A2, A1 and A0) of the message header define the register address. The fourth bit (RO) defines the selected register as read/write or read only. Fig 4. SPI timing protocol SCSN SCK 01 sampled floating floating 015aaa205 X X MSB 14 13 12 01 LSB MSB 14 13 12 01 LSB X SDI SDO 02 03 04 15 16 Table 3. Register map Address bits 15, 14 and 13 Write access bit 12 = 0 Read/Write access bits 11... 0 000 0 = read/write, 1 = read only WD_and_Status register 001 0 = read/write, 1 = read only Mode_Control register 010 0 = read/write, 1 = read only Int_Control register 011 0 = read/write, 1 = read only Int_Status register |
Similar Part No. - UJA1078ATW |
|
Similar Description - UJA1078ATW |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |