 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
X9421YS16Z-2.7 Datasheet(PDF) 7 Page - Intersil Corporation |
|
||||||||||||||||||||||||||||||
X9421YS16Z-2.7 Datasheet(HTML) 7 Page - Intersil Corporation |
|
|
7 / 20 page  7 FN8196.4 January 14, 2009 Two of the eight instructions are two bytes in length and end with the transmission of the instruction byte. These instructions are: • XFR Data Register to Wiper Counter Register —This instruction transfers the contents of one specified Data Register to the Wiper Counter Register. • XFR Wiper Counter Register to Data Register—This instruction transfers the contents of the Wiper Counter Register to the specified associated Data Register. The basic sequence of the two byte instructions is illustrated in Figure 4. These two-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of tWR to complete. The transfer can occur between the potentiometer and one of its associated registers. Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9421; either between the host and one of the Data Registers or directly between the host and the WCR. These instructions are: • Read Wiper Counter Register—read the current wiper position of the pot, • Write Wiper Counter Register—change current wiper position of the pot, • Read Data Register—read the contents of the selected data register; • Write Data Register—write a new value to the selected data register. • Read Status—This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress. The sequence of these operations is shown in Figure 5 and Figure 6. The final command is Increment/Decrement. It is different from the other commands, because it’s length is indeterminate. Once the command is issued, the master can clock the wiper up and/or down in one resistor segment step; thereby, providing a fine tuning capability to the host. For each SCK clock pulse (tHIGH) while SI is HIGH, the selected wiper will move one resistor segment towards the VH/RH terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the VL/RL terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 7 and 8. 0101 110A0 I3 I2 I1 I0 R1 R0 0 0 SCK SI CS FIGURE 4. TWO-BYTE INSTRUCTION SEQUENCE 0 101 0A0 I3 I2 I1 I0 R1 R0 0 0 SCL SI 0 0 D5 D4 D3 D2 D1 D0 CS 11 FIGURE 5. THREE-BYTE INSTRUCTION SEQUENCE (WRITE) X9421 |
Similar Part No. - X9421YS16Z-2.7 |
|
Similar Description - X9421YS16Z-2.7 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
