Electronic Components Datasheet Search |
|
ADS5232IPAGG4 Datasheet(PDF) 9 Page - Texas Instruments |
|
ADS5232IPAGG4 Datasheet(HTML) 9 Page - Texas Instruments |
9 / 32 page www.ti.com SERIAL INTERFACE TIMING NOTE: Data is shifted in MSB first. Start Sequence t 1 t 7 t 6 D7 (MSB) D6 D5 D4 D3 D2 D1 D0 t 2 t 3 t 4 t 5 CLK SEN SCLK SDATA Outputs change on next rising clock edge after SEN goes high. Data latched on each rising edge of SCLK. ADS5232 SBAS294A – JUNE 2004 – REVISED MARCH 2006 TIMING CHARACTERISTICS (continued) Typical values at T A = +25°C, AVDD = VDRV = 3.3V, sampling rate and PLL state are as indicated, input clock at 50% duty cycle, and total capacitive loading = 10pF, unless otherwise noted. PARAMETER MIN TYP MAX UNITS t2 Data Hold Time 200 250 ns tD Data Latency 6 Clocks tDR, tDF Data Rise/Fall Time 0.5 2 3.5 ns Data Valid (DV) Duty Cycle 30 45 55 % tDV Input Clock Rising to DV Fall Edge 200 225 250 ns PARAMETER DESCRIPTION MIN TYP MAX UNIT t1 Serial CLK Period 50 ns t2 Serial CLK High Time 20 ns t3 Serial CLK Low Time 20 ns t4 Data Setup Time 5 ns t5 Data Hold Time 5 ns t6 SEN Fall to SCLK Rise 8 ns t7 SCLK Rise to SEN Rise 8 ns 9 Submit Documentation Feedback |
Similar Part No. - ADS5232IPAGG4 |
|
Similar Description - ADS5232IPAGG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |