 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADS1278 Datasheet(PDF) 9 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
ADS1278 Datasheet(HTML) 9 Page - Texas Instruments |
|
|
9 / 52 page  SCLK FSYNC DOUT DIN t DOHD t FPW t SCLK t SF t SPW t SPW t FRAME t FPW t FS t DIHD t MSBPD t DIST Bit23(MSB) Bit22 Bit21 t DOPD CLK t CPW t CPW t CS t CLK ADS1274 ADS1278 www.ti.com SBAS367F – JUNE 2007 – REVISED FEBRUARY 2011 FRAME-SYNC FORMAT TIMING FRAME-SYNC FORMAT TIMING SPECIFICATION For TA = –40°C to +105°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 2.2V, unless otherwise noted. SYMBOL PARAMETER MIN TYP MAX UNIT High-Speed mode 27 10,000 ns tCLK CLK period (1/fCLK) (see Table 7) Other modes 37 10,000 ns tCPW CLK positive or negative pulse width 11 ns tCS Falling edge of CLK to falling edge of SCLK –0.25 0.25 tCLK tFRAME Frame period (1/fDATA) (1) 256 2560 tCLK tFPW FSYNC positive or negative pulse width 1 tSCLK tFS Rising edge of FSYNC to rising edge of SCLK 5 ns tSF Rising edge of SCLK to rising edge of FSYNC 5 ns tSCLK SCLK period(2) 1 tCLK tSPW SCLK positive or negative pulse width 0.4 tCLK tDOHD (3) (4) SCLK falling edge to old DOUT invalid (hold time) 10 ns 31 ns tDOPD (4) SCLK falling edge to new DOUT valid (propagation delay) 21 ns(5) 25 ns(6) 31 ns tMSBPD FSYNC rising edge to DOUT MSB valid (propagation delay) 21 ns(5) 25 ns(6) tDIST New DIN valid to falling edge of SCLK (setup time) 6 ns tDIHD (3) Old DIN valid to falling edge of SCLK (hold time) 6 ns (1) Depends on MODE[1:0] and CLKDIV selection. See Table 8 (fCLK/fDATA). (2) SCLK must be continuously running and limited to ratios of 1, 1/2, 1/4, and 1/8 of fCLK. (3) tDOHD (DOUT hold time) and tDIHD (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is > 4ns. (4) Load on DOUT = 20pF. (5) DOUT1, TDM mode, IOVDD = 3.15V to 3.45V, and DVDD = 2V to 2.2V. (6) DOUT1, TDM mode, IOVDD = 3.15V to 3.45V, and DVDD = 1.7V to 1.9V. © 2007–2011, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Link(s): ADS1274 ADS1278 |
Similar Part No. - ADS1278_14 |
|
Similar Description - ADS1278_14 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
