Electronic Components Datasheet Search |
|
ADC11DV200 Datasheet(PDF) 2 Page - Texas Instruments |
|
ADC11DV200 Datasheet(HTML) 2 Page - Texas Instruments |
2 / 29 page 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 ADC11DV200 60 LEAD WQFN (TOP VIEW) 1 2 3 4 5 6 7 8 9 10 11 12 13 15 14 * Exposed pad must be soldered to ground plane to ensure rated performance. AGND VIN B- VIN B+ AGND VRM B VRP B VRN B VA VRN A VRP A VRM A AGND VIN A+ VIN A- AGND VDR DB5/D7 - DB4/D7 + DB3/D6 - DB2/D6 + DB1/D5 - DB0/D5 + DRDYB/DRDY - DRDYA/DRDY + PDA DA9/D4 - DA8/D4 + DA7/D3 - DA6/D3 + VDR Digital Error Correction Digital Error Correction Output Buffer (CMOS/LVDS) S/H S/H Timing Control Output Clock Reference 11 Bit 200 MSPS Pipeline Converter VRNA VRMA VRPA VRNB VRMB VRPB VREF VIN B+ VIN B- VIN A+ VIN A- 11 Output Formatter Data Out DRDY 11 CLK+ CLK- DCS 11 Bit 200 MSPS Pipeline Converter ADC11DV200 SNAS477 – APRIL 2009 www.ti.com Block Diagram Connection Diagram 2 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Links: ADC11DV200 |
Similar Part No. - ADC11DV200_14 |
|
Similar Description - ADC11DV200_14 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |