AT25DF641A-MH-T datasheet(9/58 Pages) ETC2

Part #	AT25DF641A-MH-T

Description	64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual.I/O Support

Download	58 Pages

Scroll/Zoom	100%

Manufacturer	ETC2 [List of Unclassifed Manufacturers]

Direct Link

Logo

9 / 58 page

9

AT25DF641A [DATASHEET]

8793D–DFLASH–5/2013

7.

Read Commands

7.1

Read Array

The Read Array command can be used to sequentially read a continuous stream of data from the device by simply

providing the clock signal once the initial starting address has been specified. The device incorporates an internal

address counter that automatically increments on every clock cycle.

Three opcodes (1Bh, 0Bh, and 03h) can be used for the Read Array command. The use of each opcode depends on the

maximum clock frequency that will be used to read data from the device. The 0Bh opcode can be used at any clock

frequency up to the maximum specified by fCLK, and the 03h opcode can be used for lower frequency read operations, up

to the maximum specified by fRDLF. The 1Bh opcode allows the highest read performance possible and can be used at

any clock frequency up to the maximum specified by fMAX; however, use of the 1Bh opcode at clock frequencies above

fCLK should be reserved to systems employing the RapidS protocol.

To perform the Read Array operation, the CS pin must first be asserted and then the appropriate opcode (1Bh, 0Bh, or

03h) must be clocked into the device. After the opcode has been clocked in, the three address bytes must be clocked in

to specify the location of the first byte to read within the memory array. Following the three address bytes, additional

dummy bytes may need to be clocked into the device, depending on which opcode is used for the Read Array operation.

If the 1Bh opcode is used, then two dummy bytes must be clocked into the device after the three address bytes. If the

0Bh opcode is used, then a single dummy byte must be clocked in after the address bytes.

After the three address bytes (and the dummy bytes or byte if using opcodes 1Bh or 0Bh) have been clocked in,

additional clock cycles will result in data being output on the SO pin. The data is always output with the MSB of a byte

first. When the last byte (7FFFFFh) of the memory array has been read, the device will continue reading back at the

beginning of the array (000000h). No delays will be incurred when wrapping around from the end of the array to the

beginning of the array.

Deasserting the CS pin will terminate the read operation and put the SO pin into a high-impedance state. The CS pin can

be deasserted at any time and does not require that a full byte of data be read.

Similar Part No. - AT25DF641A-MH-T

Manufacturer	Part #	Datasheet	Description
ATMEL Corporation	AT25DF641A-MH-T	1Mb / 57P	64-Mbit 2.7V Minimum Serial Peripheral Interface Serial Flash Memory
Dialog Semiconductor	AT25DF641A-MH-T	869Kb / 58P	64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual?밒/O Support

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	AT25DF641A	2Mb / 57P	64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual–I/O Support 02/2022
Dialog Semiconductor	AT25DF641A	869Kb / 58P	64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual?밒/O Support
	AT25QF641	5Mb / 74P	64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
	AT25SF641	5Mb / 76P	64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
List of Unclassifed Man...	AT25DF081A	1Mb / 54P	8-Mbit 2.7V Minimum SPI Serial Flash Memory
Dialog Semiconductor	AT25DF081A	1Mb / 54P	8-Mbit 2.7V Minimum SPI Serial Flash Memory
Renesas Technology Corp	AT25DF081A	1Mb / 53P	8-Mbit 2.7V Minimum SPI Serial Flash Memory 2/2022
ATMEL Corporation	AT25DF641A	1Mb / 57P	64-Mbit 2.7V Minimum Serial Peripheral Interface Serial Flash Memory
Dialog Semiconductor	AT25XE021A	1Mb / 52P	2-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
Renesas Technology Corp	AT25XE041B	3Mb / 52P	4-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support 02/2022