Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AT25DF512C-SSHN-T Datasheet(PDF) 9 Page - List of Unclassifed Manufacturers

Part # AT25DF512C-SSHN-T
Description  512-Kbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

AT25DF512C-SSHN-T Datasheet(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button AT25DF512C-SSHN-T Datasheet HTML 5Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 6Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 7Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 8Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 9Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 10Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 11Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 12Page - List of Unclassifed Manufacturers AT25DF512C-SSHN-T Datasheet HTML 13Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
9
AT25DF512C
DS-25DF512C–030A–4/2014
and SIO pins, respectively. The sequence continues with each byte of data being output after every four clock cycles.
When the last byte (FFFFFh) of the memory array has been read, the device will continue reading from the beginning of
the array (000000h). No delays will be incurred when wrapping around from the end of the array to the beginning of the
array.Deasserting the CS pin will terminate the read operation and put the SO and SIO pins into a high-impedance state.
The CS pin can be deasserted at any time and does not require that a full byte of data be read.
Figure 7-3.
Dual-Output Read Array
8.
Program and Erase Commands
8.1
Byte/Page Program
The Byte/Page Program command allows anywhere from a single byte of data to 256 bytes of data to be programmed
into previously erased memory locations. An erased memory location is one that has all eight bits set to the logical “1”
state (a byte value of FFh). Before a Byte/Page Program command can be started, the Write Enable command must
have been previously issued to the device (see “Write Enable” on page 12) to set the Write Enable Latch (WEL) bit of the
Status Register to a logical “1” state.
To perform a Byte/Page Program command, an opcode of 02h must be clocked into the device followed by the three
address bytes denoting the first byte location of the memory array to begin programming at. After the address bytes have
been clocked in, data can then be clocked into the device and will be stored in an internal buffer.
If the starting memory address denoted by A23-A0 does not fall on an even 256-byte page boundary (A7-A0 are not all
0), then special circumstances regarding which memory locations to be programmed will apply. In this situation, any data
that is sent to the device that goes beyond the end of the page will wrap around back to the beginning of the same page.
For example, if the starting address denoted by A23-A0 is 0000FEh, and three bytes of data are sent to the device, then
the first two bytes of data will be programmed at addresses 0000FEh and 0000FFh while the last byte of data will be
programmed at address 000000h. The remaining bytes in the page (addresses 000001h through 0000FDh) will not be
programmed and will remain in the erased state (FFh). In addition, if more than 256 bytes of data are sent to the device,
then only the last 256 bytes sent will be latched into the internal buffer.
When the CS pin is deasserted, the device will take the data stored in the internal buffer and program it into the
appropriate memory array locations based on the starting address specified by A23-A0 and the number of data bytes
sent to the device. If less than 256 bytes of data were sent to the device, then the remaining bytes within the page will not
be programmed and will remain in the erased state (FFh). The programming of the data bytes is internally self-timed and
should take place in a time of t
PP or tBP if only programming a single byte.
The three address bytes and at least one complete byte of data must be clocked into the device before the CS pin is
deasserted, and the CS pin must be deasserted on even byte boundaries (multiples of eight bits); otherwise, the device
will abort the operation and no data will be programmed into the memory array. In addition, if the memory is in the


Similar Part No. - AT25DF512C-SSHN-T

ManufacturerPart #DatasheetDescription
logo
Dialog Semiconductor
AT25DF512C-SSHN-T DIALOG-AT25DF512C-SSHN-T Datasheet
1Mb / 43P
   512-Kbit, 1.65V Minimum SPI Serial Flash Memory with Dual-Read Support
More results

Similar Description - AT25DF512C-SSHN-T

ManufacturerPart #DatasheetDescription
logo
Dialog Semiconductor
AT25DF512C DIALOG-AT25DF512C Datasheet
1Mb / 43P
   512-Kbit, 1.65V Minimum SPI Serial Flash Memory with Dual-Read Support
logo
Renesas Technology Corp
AT25XE512C RENESAS-AT25XE512C Datasheet
2Mb / 41P
   512-Kbit, 1.65V Minimum SPI Serial Flash Memory with Dual-Read Support
02/2022
logo
Dialog Semiconductor
AT25XE512C DIALOG-AT25XE512C Datasheet
1Mb / 42P
   512-Kbit, 1.65V Minimum SPI Serial Flash Memory with Dual-Read Support
logo
Renesas Technology Corp
AT25DF512C RENESAS-AT25DF512C Datasheet
2Mb / 42P
   512-Kbit, 1.65V Minimum SPI Serial Flash Memory with Dual-Read Support
02/2022
logo
List of Unclassifed Man...
AT25DN512C ETC2-AT25DN512C Datasheet
1Mb / 40P
   512-Kbit, 2.3V Minimum SPI Serial Flash Memory with Dual-I/O Support
logo
Dialog Semiconductor
AT25DL161 DIALOG-AT25DL161 Datasheet
457Kb / 4P
   16-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
AT25XE021A DIALOG-AT25XE021A Datasheet
1Mb / 52P
   2-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
logo
Renesas Technology Corp
AT25XE041B RENESAS-AT25XE041B Datasheet
3Mb / 52P
   4-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
02/2022
logo
List of Unclassifed Man...
AT25DL081 ETC2-AT25DL081 Datasheet
2Mb / 59P
   8-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
AT25DF041B ETC-AT25DF041B Datasheet
2Mb / 52P
   4-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com