6

Rev. A | Apr. 2012

www.issi.com - dram@issi.com

IS43/46LR16800F

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is

selected via bit M3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column

address, as shown in Table 3.

M3 Burst Type

0

Sequential

1

Interleave

M6 M5 M4 CAS Latency

0

0

0

Reserved

0

0

1

Reserved

0

1

0

2

0

1

1

3

1

0

0

Reserved

1

0

1

Reserved

1

1

0

Reserved

1

1

1

Reserved

M2 M1 M0

Burst Length

M3 = 0

M3 = 1

0

0

0

Reserved

Reserved

0

0

1

2

2

0

1

0

4

4

0

1

1

8

8

1

0

0

16

16

1

0

1

Reserved

Reserved

1

1

0

Reserved

Reserved

1

1

1

Reserved

Reserved

Address Bus

A0

A1

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

Figure4 : Mode Register Set (MRS) Definition

BA0

BA1

13

12

11

10

9

8

7

6

5

4

3

2

1

0

0

0

0

0

0

0

0

CAS Latency

BT

Burst Length

Note: M13(BA1) and M12(BA0) must be set to “0” to select Mode Register (vs. the Extended Mode Register)

Mode Register (Mx)