Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

GAL22V10D-7LPN Datasheet(PDF) 6 Page - Lattice Semiconductor

Part # GAL22V10D-7LPN
Description  GAL 22V10 Device Datasheet
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

GAL22V10D-7LPN Datasheet(HTML) 6 Page - Lattice Semiconductor

Back Button GAL22V10D-7LPN Datasheet HTML 2Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 3Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 4Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 5Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 6Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 7Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 8Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 9Page - Lattice Semiconductor GAL22V10D-7LPN Datasheet HTML 10Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 23 page
background image
Specifications GAL22V10
4
GAL22V10 OUTPUT LOGIC MACROCELL (OLMC)
Each of the Macrocells of the GAL22V10 has two primary functional
modes: registered, and combinatorial I/O. The modes and the
output polarity are set by two bits (SO and S1), which are normally
controlled by the logic compiler. Each of these two primary modes,
and the bit settings required to enable them, are described below
and on the following page.
REGISTERED
In registered mode the output pin associated with an individual
OLMC is driven by the Q output of that OLMC’s D-type flip-flop.
Logic polarity of the output signal at the pin may be selected by
specifying that the output buffer drive either true (active high) or
inverted (active low). Output tri-state control is available as an in-
dividual product-term for each OLMC, and can therefore be defined
by a logic equation. The D flip-flop’s /Q output is fed back into the
AND array, with both the true and complement of the feedback
available as inputs to the AND array.
NOTE: In registered mode, the feedback is from the /Q output of
the register, and not from the pin; therefore, a pin defined as reg-
istered is an output only, and cannot be used for dynamic
I/O, as can the combinatorial pins.
COMBINATORIAL I/O
In combinatorial mode the pin associated with an individual OLMC
is driven by the output of the sum term gate. Logic polarity of the
output signal at the pin may be selected by specifying that the output
buffer drive either true (active high) or inverted (active low). Out-
put tri-state control is available as an individual product-term for
each output, and may be individually set by the compiler as either
“on” (dedicated output), “off” (dedicated input), or “product-term
driven” (dynamic I/O). Feedback into the AND array is from the pin
side of the output enable buffer. Both polarities (true and inverted)
of the pin are fed back into the AND array.
The GAL22V10 has a variable number of product terms per OLMC.
Of the ten available OLMCs, two OLMCs have access to eight
product terms (pins 14 and 23, DIP pinout), two have ten product
terms (pins 15 and 22), two have twelve product terms (pins 16 and
21), two have fourteen product terms (pins 17 and 20), and two
OLMCs have sixteen product terms (pins 18 and 19). In addition
to the product terms available for logic, each OLMC has an addi-
tional product-term dedicated to output enable control.
The output polarity of each OLMC can be individually programmed
to be true or inverting, in either combinatorial or registered mode.
This allows each output to be individually configured as either active
high or active low.
The GAL22V10 has a product term for Asynchronous Reset (AR)
and a product term for Synchronous Preset (SP). These two prod-
uct terms are common to all registered OLMCs. The Asynchronous
Reset sets all registers to zero any time this dedicated product term
is asserted. The Synchronous Preset sets all registers to a logic
one on the rising edge of the next clock pulse after this product term
is asserted.
NOTE: The AR and SP product terms will force the Q output of the
flip-flop into the same state regardless of the polarity of the output.
Therefore, a reset operation, which sets the register output to a zero,
may result in either a high or low at the output pin, depending on
the pin polarity chosen.
AR
SP
D
Q
Q
CLK
4 T O 1
MU X
2 T O 1
MU X
Output Logic Macrocell (OLMC)
Output Logic Macrocell Configurations


Similar Part No. - GAL22V10D-7LPN

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
GAL22V10D-7LPN LATTICE-GAL22V10D-7LPN Datasheet
718Kb / 23P
   Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet.
GAL22V10D-7LPN LATTICE-GAL22V10D-7LPN Datasheet
718Kb / 23P
   All Devices Discontinued
GAL22V10D-7LPN LATTICE-GAL22V10D-7LPN Datasheet
718Kb / 23P
   All Devices Discontinued
GAL22V10D-7LPNI LATTICE-GAL22V10D-7LPNI Datasheet
718Kb / 23P
   Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet.
GAL22V10D-7LPNI LATTICE-GAL22V10D-7LPNI Datasheet
718Kb / 23P
   All Devices Discontinued
More results

Similar Description - GAL22V10D-7LPN

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
ISPGDX2VBC LATTICE-ISPGDX2VBC Datasheet
899Kb / 75P
   ispGDX2??Device Datasheet
logo
Altera Corporation
EP4CGX75CF23C8N ALTERA-EP4CGX75CF23C8N Datasheet
704Kb / 42P
   Cyclone IV Device Datasheet
EP3C5E144I7 ALTERA-EP3C5E144I7 Datasheet
849Kb / 34P
   Cyclone III Device Datasheet
EP3C40F780C6N ALTERA-EP3C40F780C6N Datasheet
848Kb / 34P
   Cyclone III Device Datasheet
EP4CE15F17C8N ALTERA-EP4CE15F17C8N Datasheet
710Kb / 42P
   Cyclone IV Device Datasheet
EP4CE10F17C7N ALTERA-EP4CE10F17C7N Datasheet
678Kb / 42P
   Cyclone IV Device Datasheet
logo
Intel Corporation
CV-51002 INTEL-CV-51002 Datasheet
945Kb / 93P
   Cyclone V Device Datasheet
logo
Altera Corporation
5CEBA5F23C7N ALTERA-5CEBA5F23C7N Datasheet
1Mb / 58P
   Cyclone V Device Datasheet
EP4CGX30CF23C8N ALTERA-EP4CGX30CF23C8N Datasheet
678Kb / 42P
   Cyclone IV Device Datasheet
EP4CE10F17C8N ALTERA-EP4CE10F17C8N Datasheet
697Kb / 42P
   Cyclone IV Device Datasheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com