Electronic Components Datasheet Search |
|
EVB-EN2342QI Datasheet(PDF) 5 Page - Altera Corporation |
|
EVB-EN2342QI Datasheet(HTML) 5 Page - Altera Corporation |
5 / 23 page EN2342QI www.altera.com/enpirion, Page 5 Electrical Characteristics NOTE: VIN=12V, Minimum and Maximum values are over operating ambient temperature range (-40°C ≤ TA ≤ +85°C) unless otherwise noted. Typical values are at TA = 25°C. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS Operating Input Voltage PVIN 4.5 14.0 V Controller Input Voltage AVIN 2.5 5.5 V AVIN UVLO Rising AVINUVLOR UVLO is not asserted 2.5 2.75 3 V AVIN UVLO Falling AVINOVLOF UVLO is asserted 2.1 2.35 2.6 V AVIN UVLO Hysteresis AVINHYS 400 mV AVIN Pin Input Current IAVIN 7 15 mA Internal LDO Output AVINO 3.3 V Shut-Down Supply Current IPVINS PVIN=12V, AVIN=3.3V, ENABLE=0V 2 mA IAVINS PVIN=12V, AVIN=3.3V, ENABLE=0V 300 µ A Feedback Pin Voltage VFB VIN = 12V, ILOAD = 0, TA = 25°C Only 0.742 5 0.750 0.7575 V Feedback Pin Voltage VFB 4.5V ≤ VIN ≤ 14V; 0A ≤ ILOAD ≤ 4A 0.735 0.750 0.765 V Feedback Pin Input Leakage Current IFB VFB pin input leakage current (Note 4) -5 5 nA VOUT Rise Time tRISE CSS = 47nF (Note 5 and Note 6) 3.2 ms Soft-Start Capacitor Range CSS_RANGE 10 47 68 nF Output Current Range IOUT 0 4 A Over Current Trip Level IOCP PVIN=12V, VOUT=1.2V 4.15 6 A Short Circuit Average Input Current IIN_AVG_OCP Short = 10m (Note 7) 100 mA Disable Threshold VDISABLE ENABLE pin logic Low 0.0 0.95 V ENABLE Threshold VENABLE ENABLE pin logic High 1.25 AVIN V ENABLE Hysteresis ENHYS 200 mV ENABLE Lockout Time TENLOCKOUT 8 ms ENABLE Input Current IENABLE 370k internal pull-down (Note 4) 4 µ A Switching Frequency FSW RFS =3k 1.0 MHz External SYNC Clock Frequency Lock Range FPLL_LOCK Range of SYNC clock frequency (See Table 1) 0.9 1.8 MHz S_IN Threshold – Low VS_IN_LO S_IN clock logic low level (Note 4) 0.8 V S_IN Threshold – High VS_IN_HI S_IN clock logic high level (Note 4) 1.8 2.5 V S_OUT Threshold – Low VS_OUT_LO S_OUT clock logic low level (Note 4) 0.8 V S_OUT Threshold – High VS_OUT_HI S_OUT clock logic high level (Note 4) 1.8 2.5 V POK Lower Threshold POKLT VOUT / VOUT_NOM 90 % POK Output low Voltage VPOKL With 4mA current sink into POK 0.4 V POK Output Hi Voltage VPOKH PVIN range: 4.5V ≤ VIN ≤ 14V AVIN V POK VOH Leakage Current IPOKL POK High (Note 4) 1 µA Note 4: Parameter not production tested but is guaranteed by design. Note 5: Rise time calculation begins when AVIN > VUVLO and ENABLE = HIGH. 09520 February 21, 2014 Rev A |
Similar Part No. - EVB-EN2342QI |
|
Similar Description - EVB-EN2342QI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |