Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

BUK9K18-40E115 Datasheet(PDF) 3 Page - NXP Semiconductors

Part # BUK9K18-40E115
Description  Dual N-channel TrenchMOS logic level FET
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

BUK9K18-40E115 Datasheet(HTML) 3 Page - NXP Semiconductors

  BUK9K18-40E115 Datasheet HTML 1Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 2Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 3Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 4Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 5Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 6Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 7Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 8Page - NXP Semiconductors BUK9K18-40E115 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 13 page
background image
NXP Semiconductors
BUK9K18-40E
Dual N-channel TrenchMOS logic level FET
BUK9K18-40E
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved
Product data sheet
23 April 2013
3 / 13
Symbol
Parameter
Conditions
Min
Max
Unit
Ptot
total power dissipation
Tmb = 25 °C; Fig. 2
-
38
W
Tstg
storage temperature
-55
175
°C
Tj
junction temperature
-55
175
°C
Tsld(M)
peak soldering temperature
-
260
°C
Source-drain diode FET1 and FET2
IS
source current
Tmb = 25 °C
-
30
A
ISM
peak source current
pulsed; tp ≤ 10 µs; Tmb = 25 °C
-
124
A
Avalanche Ruggedness FET1 and FET2
EDS(AL)S
non-repetitive drain-source
avalanche energy
ID = 30 A; Vsup ≤ 40 V; VGS = 5 V;
Tj(init) = 25 °C; Fig. 3
[3][4]
-
22
mJ
[1] Accumulated Pulse duration up to 50 hours delivers zero defect ppm
[2] Significantly longer life times are achieved by lowering Tj and or VGS.
[3] Refer to application note AN10273 for further information
[4] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C
003aaj625
0
10
20
30
40
0
50
100
150
200
Tmb(°C)
ID
(A)
Fig. 1. Continuous drain current as a function of
mounting base temperature
Tmb (°C)
0
200
150
50
100
03aa16
40
80
120
Pder
(%)
0
Fig. 2. Normalized total power dissipation as a
function of mounting base temperature


Similar Part No. - BUK9K18-40E115

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
BUK9K18-40E NXP-BUK9K18-40E Datasheet
303Kb / 13P
   Dual N-channel TrenchMOS logic level FET
23 April 2013
logo
Nexperia B.V. All right...
BUK9K18-40E NEXPERIA-BUK9K18-40E Datasheet
732Kb / 13P
   Dual N-channel 40 V, 19.5 mΩ logic level MOSFET
16 March 2016
logo
NXP Semiconductors
BUK9K18-40E PHILIPS-BUK9K18-40E_15 Datasheet
303Kb / 13P
   Dual N-channel TrenchMOS logic level FET
23 April 2013
More results

Similar Description - BUK9K18-40E115

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
BUK9K29-100E PHILIPS-BUK9K29-100E_15 Datasheet
313Kb / 13P
   Dual N-channel TrenchMOS logic level FET
28 March 2013
BUK9K45-100E PHILIPS-BUK9K45-100E_15 Datasheet
308Kb / 13P
   Dual N-channel TrenchMOS logic level FET
26 March 2013
logo
Nexperia B.V. All right...
PHKD6N02LT NEXPERIA-PHKD6N02LT Datasheet
748Kb / 13P
   Dual N-channel TrenchMOS logic level FET
Rev. 04 - 27 April 2010
logo
NXP Semiconductors
PHN203 NXP-PHN203 Datasheet
204Kb / 13P
   Dual N-channel TrenchMOS logic level FET
Rev. 05-27 April 2010
logo
Nexperia B.V. All right...
BUK9K6R2-40E NEXPERIA-BUK9K6R2-40E Datasheet
739Kb / 13P
   Dual N-channel TrenchMOS logic level FET
PHKD13N03LT NEXPERIA-PHKD13N03LT Datasheet
781Kb / 13P
   Dual N-channel TrenchMOS logic level FET
Rev. 5 - 27 December 2011
logo
NXP Semiconductors
BUK9K6R2-40E PHILIPS-BUK9K6R2-40E_15 Datasheet
303Kb / 13P
   Dual N-channel TrenchMOS logic level FET
23 April 2013
BUK9K89-100E PHILIPS-BUK9K89-100E_15 Datasheet
296Kb / 13P
   Dual N-channel TrenchMOS logic level FET
23 April 2013
BUK9K18-40E NXP-BUK9K18-40E Datasheet
303Kb / 13P
   Dual N-channel TrenchMOS logic level FET
23 April 2013
PHKD6N02LT NXP-PHKD6N02LT Datasheet
181Kb / 13P
   Dual N-channel TrenchMOS logic level FET
Rev. 04-27 April 2010
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com