Electronic Components Datasheet Search |
|
CS4360-BZ Datasheet(PDF) 11 Page - Cirrus Logic |
|
CS4360-BZ Datasheet(HTML) 11 Page - Cirrus Logic |
11 / 36 page CS4360 DS517PP1 11 SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT (For -KS & -KZ parts TA = -10 to +70°C; for -BS & -BZ parts TA = -40 to +85°C; VLC = 1.7 V - 5.5 V; Inputs: Logic 0 = GND, Logic 1 = VLC, CL =30pF) Notes: 20. tspi only needed before first falling edge of CS after RST rising edge. tspi = 0 at all other times. 21. Data must be held for sufficient time to bridge the transition time of CCLK. 22. For FSCK < 1 MHz. Parameter Symbol Min Max Unit CCLK Clock Frequency fsclk -6 MHz RST Rising Edge to CS Falling tsrs 500 - ns CCLK Edge to CS Falling (Note 20) tspi 500 - ns CS High Time Between Transmissions tcsh 1.0 - µs CS Falling to CCLK Edge tcss 20 - ns CCLK Low Time tscl 66 - ns CCLK High Time tsch 66 - ns CDIN to CCLK Rising Setup Time tdsu 40 - ns CCLK Rising to DATA Hold Time (Note 21) tdh 15 - ns Rise Time of CCLK and CDIN (Note 22) tr2 -100 ns Fall Time of CCLK and CDIN (Note 22) tf2 -100 ns t r2 t f2 t dsu t dh t sch t scl CS CCLK CDIN t css t csh t spi t srs RST Figure 3. Control Port Timing - SPI Format |
Similar Part No. - CS4360-BZ |
|
Similar Description - CS4360-BZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |