Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AT25DL161-MHN-T Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # AT25DL161-MHN-T
Description  16-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

AT25DL161-MHN-T Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button AT25DL161-MHN-T Datasheet HTML 3Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 4Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 5Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 6Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 7Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 8Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 9Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 10Page - List of Unclassifed Manufacturers AT25DL161-MHN-T Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 58 page
background image
7
AT25DL161 [DATASHEET]
8795F–DFLASH–1/2013
5.
Device Operation
The AT25DL161 is controlled by a set of instructions that are sent from a host controller, commonly referred to as the SPI
master. The SPI master communicates with the AT25DL161 via the SPI bus, which is comprised of four signal lines:
Chip Select (CS), Serial Clock (SCK), Serial Input (SI), and Serial Output (SO).
The SPI protocol defines a total of four modes of operation (Mode 0, 1, 2, or 3), with each mode differing in respect to the
SCK polarity and phase and how the polarity and phase control the flow of data on the SPI bus. The AT25DL161
supports the two most common modes, SPI Modes 0 and 3. The only difference between SPI Modes 0 and 3 is the
polarity of the SCK signal when in the inactive state (when the SPI master is in standby mode and not transferring any
data). With SPI Modes 0 and 3, data is always latched in on the rising edge of SCK and always output on the falling edge
of SCK.
Figure 5-1. SPI Mode 0 and 3
5.1
Dual-I/O Operation
The AT25DL161 features a Dual-Input Program mode and a Dual-Output Read mode that allow two bits of data to be
clocked into or out of the device every clock cycle to improve throughput. To accomplish this, both the SI and SO pins
are utilized as inputs/outputs for the transfer of data bytes. With the Dual-Input Byte/page Program command, the SO
pin becomes an input along with the SI pin. Alternatively, with the Dual-Output Read Array command, the SI pin
becomes an output along with the SO pin. For both Dual-I/O commands, the SO pin will be referred to as the
SOI (Serial Output/Input) pin and the SI pin will be referred to as the SIO (Serial Input/Output) pin.
6.
Commands and Addressing
A valid instruction or operation must always be started by first asserting the CS pin. After the CS pin has been asserted,
the host controller must then clock out a valid 8-bit opcode on the SPI bus. Following the opcode, instruction-dependent
information, such as address and data bytes, would then be clocked out by the host controller. All opcode, address, and
data bytes are transferred with the Most-Significant Bit (MSB) first. An operation is ended by deasserting the CS pin.
Opcodes not supported by the AT25DL161 will be ignored by the device and no operation will be started. The device will
continue to ignore any data presented on the SI pin until the start of the next operation (CS pin being deasserted and
then reasserted). In addition, if the CS pin is deasserted before complete opcode and address information is sent to the
device, then no operation will be performed, and the device will simply return to the idle state and wait for the next
operation.
Addressing of the device requires a total of three bytes of information to be sent, representing address bits A23-A0.
Since the upper address limit of the AT25DL161 memory array is 1FFFFFh, address bits A23-A21 are always ignored by
the device.
SCK
CS
SI
SO
MSB
LSB
MSB
LSB


Similar Part No. - AT25DL161-MHN-T

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
AT25DL161-MHN-T ETC2-AT25DL161-MHN-T Datasheet
2Mb / 59P
   16-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
More results

Similar Description - AT25DL161-MHN-T

ManufacturerPart #DatasheetDescription
logo
Dialog Semiconductor
AT25DL161 DIALOG-AT25DL161 Datasheet
457Kb / 4P
   16-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
logo
List of Unclassifed Man...
AT25DL161 ETC2-AT25DL161_14 Datasheet
2Mb / 59P
   16-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
logo
Dialog Semiconductor
AT25XE021A DIALOG-AT25XE021A Datasheet
1Mb / 52P
   2-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
logo
Renesas Technology Corp
AT25XE041B RENESAS-AT25XE041B Datasheet
3Mb / 52P
   4-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
02/2022
logo
List of Unclassifed Man...
AT25DL081 ETC2-AT25DL081 Datasheet
2Mb / 59P
   8-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
AT25DF041B ETC-AT25DF041B Datasheet
2Mb / 52P
   4-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
logo
Renesas Technology Corp
AT25DL081 RENESAS-AT25DL081 Datasheet
2Mb / 57P
   8-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
02/2022
logo
List of Unclassifed Man...
AT25DF011 ETC2-AT25DF011 Datasheet
1Mb / 39P
   1-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
AT25DL081 ETC2-AT25DL081_13 Datasheet
2Mb / 60P
   8-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
logo
Dialog Semiconductor
AT25DL081 DIALOG-AT25DL081 Datasheet
1Mb / 58P
   8-Mbit, 1.65V Minimum SPI Serial Flash Memory with Dual-I/O Support
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com