Electronic Components Datasheet Search |
|
CAT28LV64JI-30T Datasheet(PDF) 6 Page - Catalyst Semiconductor |
|
CAT28LV64JI-30T Datasheet(HTML) 6 Page - Catalyst Semiconductor |
6 / 10 page CAT28LV64 6 Preliminary Doc. No. 25035-00 2/98 ADDRESS CE OE WE tRC DATA OUT DATA VALID DATA VALID tCE tOE tOH tAA tOHZ tHZ VIH HIGH-Z tLZ tOLZ Byte Write A write cycle is executed when both CE and WE are low, and OE is high. Write cycles can be initiated using either WE or CE, with the address input being latched on the falling edge of WE or CE, whichever occurs last. Data, conversely, is latched on the rising edge of WE or CE, whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 5 ms. Figure 3. Read Cycle 28LV64 F06 Figure 4. Byte Write Cycle [WE Controlled] ADDRESS CE OE WE DATA OUT tAS DATA IN DATA VALID HIGH-Z tCS tAH tCH tWC tOEH tBLC tDH tDS tOES tWP 5096 FHD F06 DEVICE OPERATION Read Data stored in the CAT28LV64 is transferred to the data bus when WE is held high, and both OE and CE are held low. The data bus is set to a high impedance state when either CE or OE goes high. This 2-line control architec- ture can be used to eliminate bus contention in a system environment. |
Similar Part No. - CAT28LV64JI-30T |
|
Similar Description - CAT28LV64JI-30T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |