www.irf.com

7

AHF28XX Series

AHF2812S

Notes to Specifications

1. Parameter guaranteed by line and load regulation tests.

2. Bandwidth guaranteed by design. Tested for 20KHz to 2.0MHz.

3. Capacitive load may be any value from 0 to the maximum limit without compromising dc performance.

A capacitive in excess of the maximum limit will not disturb loop stability but may interfere with the

operation of the load fault detection circuitry, appearing as a short circuit during turn-on.

4. Parameter shall be tested as part of design characterization and after design or process changes.

Thereafter, parameters shall be guaranteed to the limits specified in Table II.

5. An overload is that condition with a load in excess of the rated load but less than that necessary to

trigger the short circuit protection and is the condition of maximum power dissipation.

6. Load step transition time between 2.0

µs and 10µs.

7. Recovery time is measured from the initiation of the transient to where V

percent of V

8. Input step transition time between 2.0

µs and 10µs.

9. Turn-on delay time measurement is for either a step application of power at the input or the removal of

a ground signal from the inhibit pin (pin 1) while power is applied to the input is unlimited.

Test

Symbol

Conditions

Group A

Device

Unit

-55°C

≤ Tc ≤ +125°C

Subgroups

Types

Unless otherwise specified

Min

Max

50% to/from 100%

4

-300

+300

rated load

5,6

-450

+450

0% to/from 50%

4

-500

+500

rated load

5,6

-750

+750

50% to/from 100% rated load

4,5,6

100

µs

0% to/from 50% rated load

4,5,6

1500

µs

50% to/from 0% rated load

4,5,6

10

ms

Input step 16V to/from

4,5,6

1500

mVpk

rated load

4, 8

Input step 16V to/from

4,5,6

800

µs

rated load

4, 7, 8

Turn on overshoot

4,5,6

01

600

mVpk

Turn on delay

9

4,5,6

01

20

ms

Load fault

recovery

4, 9

Weight

38

g

01

mVpk

Limits

Recovery time

transient step line

changes

01

01

Output response to

step transient load

changes

6

Recovery time step

transient load

changes

6, 7

01

Output response to

transient step line

changes

ms

4,5,6

01

20