 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SPC5644AF0MMG3 Datasheet(PDF) 1 Page - Freescale Semiconductor, Inc |
|
||||||||||||||||||||||||||||||
SPC5644AF0MMG3 Datasheet(HTML) 1 Page - Freescale Semiconductor, Inc |
|
|
1 / 138 page  Freescale Semiconductor Data Sheet: Advance Information Document Number: MPC5644A Rev. 7, Jan 2012 © Freescale Semiconductor, Inc., 2009–2012. All rights reserved. This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice. MPC5644A 324 (23 x 23 mm) 176 (24 x 24 mm) 208 (17 x 17 mm) MPC5644A Microcontroller Data Sheet • 150 MHz e200z4 Power Architecture core — Variable length instruction encoding (VLE) — Superscalar architecture with 2 execution units — Up to 2 integer or floating point instructions per cycle — Up to 4 multiply and accumulate operations per cycle • Memory organization — 4 MB on-chip flash memory with ECC and Read While Write (RWW) — 192 KB on-chip SRAM with standby functionality (32 KB) and ECC — 8 KB instruction cache (with line locking), configurable as 2- or 4-way — 14 + 3 KB eTPU code and data RAM —5 4 crossbar switch (XBAR) — 24-entry MMU — External Bus Interface (EBI) with slave and master port • Fail Safe Protection — 16-entry Memory Protection Unit (MPU) — CRC unit with 3 sub-modules — Junction temperature sensor • Interrupts — Configurable interrupt controller (with NMI) — 64-channel DMA • Serial channels —3 eSCI —3 DSPI (2 of which support downstream Micro Second Channel [MSC]) —3 FlexCAN with 64 messages each —1 FlexRay module (V2.1) up to 10 Mbit/s with dual or single channel and 128 message objects and ECC •1 eMIOS: 24 unified channels •1 eTPU2 (second generation eTPU) — 32 standard channels —1 reaction module (6 channels with three outputs per channel) • 2 enhanced queued analog-to-digital converters (eQADCs) — Forty 12-bit input channels (multiplexed on 2 ADCs); expandable to 56 channels with external multiplexers — 6 command queues — Trigger and DMA support — 688 ns minimum conversion time • On-chip CAN/SCI/FlexRay Bootstrap loader with Boot Assist Module (BAM) • Nexus — Class 3+ for the e200z4 core — Class 1 for the eTPU • JTAG (5-pin) • Development Trigger Semaphore (DTS) — Register of semaphores (32-bits) and an identification register — Used as part of a triggered data acquisition protocol — EVTO pin is used to communicate to the external tool • Clock generation — On-chip 4–40 MHz main oscillator — On-chip FMPLL (frequency-modulated phase-locked loop) • Up to 120 general purpose I/O lines — Individually programmable as input, output or special function — Programmable threshold (hysteresis) • Power reduction mode: slow, stop and stand-by modes • Flexible supply scheme — 5 V single supply with external ballast — Multiple external supply: 5 V, 3.3 V and 1.2 V • Packages —176 LQFP —208 MAPBGA —324 TEPBGA 496-pin CSP (calibration tool only) |
Similar Part No. - SPC5644AF0MMG3 |
|
Similar Description - SPC5644AF0MMG3 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
