Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A67L83161E-11 Datasheet(PDF) 6 Page - AMIC Technology

Part # A67L83161E-11
Description  256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMICC [AMIC Technology]
Direct Link  http://www.amictechnology.com
Logo AMICC - AMIC Technology

A67L83161E-11 Datasheet(HTML) 6 Page - AMIC Technology

Back Button A67L83161E-11 Datasheet HTML 2Page - AMIC Technology A67L83161E-11 Datasheet HTML 3Page - AMIC Technology A67L83161E-11 Datasheet HTML 4Page - AMIC Technology A67L83161E-11 Datasheet HTML 5Page - AMIC Technology A67L83161E-11 Datasheet HTML 6Page - AMIC Technology A67L83161E-11 Datasheet HTML 7Page - AMIC Technology A67L83161E-11 Datasheet HTML 8Page - AMIC Technology A67L83161E-11 Datasheet HTML 9Page - AMIC Technology A67L83161E-11 Datasheet HTML 10Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
A67L83161/A67L83181/
A67L73321/A67L73361 Series
PRELIMINARY
(September, 1999, Version 0.1)
5
AMIC Technology, Inc.
Pin Description
Pin No.
Symbol
Description
LQFP (X16/X18)
LQFP (X32/X36)
37
36
35,34,33,32,
100,99,82,81,
44,45,46,47,
48,49,50
80
37
36
35,34,33,32,
100,99,82,81,
44,45,46,47,
48,49,50
A0
A1
A2 - A16
A17
Synchronous Address Inputs : These inputs are registered
and must meet the setup and hold times around the rising
edge of CLK. Pins 83 and 84 are reserved as address bits
for higher-density 9Mb and 18Mb DBA SRAMs, respectively.
A0 and A1 are the two lest significant bits (LSB) of the
address field and set the internal burst counter if burst is
desired.
93 (BW1)
94 (BW2 )
93 (BW1)
94 (BW2 )
95 (BW3 )
96 (BW4 )
BW1
BW2
BW3
BW4
Synchronous Byte Write Enables : These active low inputs
allow individual bytes to be written when a WRITE cycle is
active and must meet the setup and hold times around the
rising edge of CLK. BYTE WRITEs need to be asserted on
the same cycle as the address, BWs are associated with
addresses and apply to subsequent data. BW1 controls I/Oa
pins; BW2 controls I/Ob pins; BW3 controls I/Oc pins;
BW4 controls I/Od pins.
89
89
CLK
Clock : This signal registers the address, data, chip
enables, byte write enables and burst control inputs on its
rising edge. All synchronous inputs must meet setup and
hold times around the clock’s rising edge.
98
98
CE
Synchronous Chip Enable : This active low input is used to
enable the device. This input is sampled only when a new
external address is loaded (ADV/LD LOW).
92
92
CE2
Synchronous Chip Enable : This active low input is used to
enable the device and is sampled only when a new external
address is loaded (ADV/LD LOW). This input can be used
for memory depth expansion.
97
97
CE2
Synchronous Chip Enable : This active high input is used to
enable the device and is sampled only when a new external
address is loaded (ADV/LD LOW). This input can be used
for memory depth expansion.
86
86
OE
Output Enable : This active low asynchronous input enables
the data I/O output drivers.
85
85
ADV/LD
Synchronous Address Advance/Load : When HIGH, this
input is used to advance the internal burst counter,
controlling burst access after the external address is loaded.
When HIGH, R/ W is ignored. A LOW on this pin permits a
new address to be loaded at CLK rising edge.


Similar Part No. - A67L83161E-11

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A67L8316 AMICC-A67L8316 Datasheet
272Kb / 19P
   256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8316E-45 AMICC-A67L8316E-45 Datasheet
272Kb / 19P
   256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8316E-5 AMICC-A67L8316E-5 Datasheet
272Kb / 19P
   256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8316E-6 AMICC-A67L8316E-6 Datasheet
272Kb / 19P
   256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
More results

Similar Description - A67L83161E-11

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A67L8316 AMICC-A67L8316 Datasheet
272Kb / 19P
   256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67P83181 AMICC-A67P83181 Datasheet
246Kb / 18P
   256K X 18, 128K X 36 LVTTL, Flow-through ZeBL SRAM
logo
Micron Technology
MT58L128V36F1 MICRON-MT58L128V36F1 Datasheet
194Kb / 3P
   4Mb: 256K x 18, 128K x 32/36 FLOW-THROUGH SYNCBURST SRAM
logo
AMIC Technology
A67L93181 AMICC-A67L93181 Datasheet
246Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93181 AMICC-A67P93181_15 Datasheet
251Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67P83361 AMICC-A67P83361 Datasheet
251Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361 AMICC-A67L83361 Datasheet
200Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181 AMICC-A67L93181_15 Datasheet
200Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93181 AMICC-A67P93181 Datasheet
246Kb / 18P
   512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
logo
Integrated Silicon Solu...
IS61NF25618-8.5TQ ISSI-IS61NF25618-8.5TQ Datasheet
129Kb / 20P
   128K x 32, 128K x 36 and 256K x 18 FLOW-THROUGH NO WAIT STATE BUS SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com