Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W25Q32FVZEIP Datasheet(PDF) 11 Page - Winbond

Part # W25Q32FVZEIP
Description  3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
Download  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W25Q32FVZEIP Datasheet(HTML) 11 Page - Winbond

Back Button W25Q32FVZEIP Datasheet HTML 7Page - Winbond W25Q32FVZEIP Datasheet HTML 8Page - Winbond W25Q32FVZEIP Datasheet HTML 9Page - Winbond W25Q32FVZEIP Datasheet HTML 10Page - Winbond W25Q32FVZEIP Datasheet HTML 11Page - Winbond W25Q32FVZEIP Datasheet HTML 12Page - Winbond W25Q32FVZEIP Datasheet HTML 13Page - Winbond W25Q32FVZEIP Datasheet HTML 14Page - Winbond W25Q32FVZEIP Datasheet HTML 15Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 99 page
background image
W25Q32FV
Publication Release Date: Sept 16,, 2013
- 10 -
Revision H
4.
PIN DESCRIPTIONS
4.1
Chip Select (/CS)
The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is
deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When
deselected, the devices power consumption will be at standby levels unless an internal erase, program or
write status register cycle is in progress. When /CS is brought low the device will be selected, power
consumption will increase to active levels and instructions can be written to and data read from the device.
After power-up, /CS must transition from high to low before a new instruction will be accepted. The /CS
input must track the VCC supply level at power-up and power-down (see “Write Protection” and Figure
58). If needed a pull-up resister on the /CS pin can be used to accomplish this.
4.2
Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)
The W25Q32FV supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use
the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising
edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read
data or status from the device on the falling edge of CLK.
Dual and Quad SPI instructions use the bidirectional IO pins to serially write instructions, addresses or
data to the device on the rising edge of CLK and read data or status from the device on the falling edge
of CLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be
set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.
4.3
Write Protect (/WP)
The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in
conjunction with the Status Register’s Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status
Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory array can be
hardware protected. The /WP pin is active low. When the QE bit of Status Register-2 is set for Quad I/O,
the /WP pin function is not available since this pin is used for IO2. See Figure 1a-c for the pin
configuration of Quad I/O operation.
4.4
HOLD (/HOLD)
The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low,
while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored
(don’t care). When /HOLD is brought high, device operation can resume. The /HOLD function can be
useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the
QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is
used for IO3. See Figure 1a-e for the pin configuration of Quad I/O operation.
4.5
Serial Clock (CLK)
The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI
Operations")
4.6
Reset (/RESET)
The /RESET pin allows the device to be reset by the controller. For 8-pin packages, when QE=0, the IO3
pin can be configured either as a /HOLD pin or as a /RESET pin depending on Status Register setting.
When QE=1, the /HOLD or /RESET function is not available for 8-pin configuration. On the 16-pin SOIC
package, a dedicated /RESET pin is provided and it is independent of QE bit setting.


Similar Part No. - W25Q32FVZEIP

ManufacturerPart #DatasheetDescription
logo
Winbond
W25Q32FVZEIF WINBOND-W25Q32FVZEIF Datasheet
2Mb / 99P
   3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32FVZEIG WINBOND-W25Q32FVZEIG Datasheet
2Mb / 99P
   3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
More results

Similar Description - W25Q32FVZEIP

ManufacturerPart #DatasheetDescription
logo
Winbond
W25Q32FVTBIG-TR WINBOND-W25Q32FVTBIG-TR Datasheet
2Mb / 99P
   3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32DW WINBOND-W25Q32DW Datasheet
1Mb / 82P
   1.8V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32DW WINBOND-W25Q32DW_12 Datasheet
1Mb / 82P
   1.8V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32DWSSIG-TR WINBOND-W25Q32DWSSIG-TR Datasheet
1Mb / 82P
   1.8V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32FWZPIG-TR WINBOND-W25Q32FWZPIG-TR Datasheet
3Mb / 94P
   1.8V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32JVSFIQ-TR WINBOND-W25Q32JVSFIQ-TR Datasheet
932Kb / 78P
   3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL, QUAD SPI
W25Q32JVTBIQ-TR WINBOND-W25Q32JVTBIQ-TR Datasheet
2Mb / 76P
   3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL, QUAD SPI
W25Q256FVBIF-TR WINBOND-W25Q256FVBIF-TR Datasheet
1Mb / 108P
   3V 256M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64FV WINBOND-W25Q64FV_13 Datasheet
1Mb / 89P
   3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q128FVSIF-TR WINBOND-W25Q128FVSIF-TR Datasheet
1Mb / 100P
   3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com