Electronic Components Datasheet Search |
|
HEF4030BT Datasheet(PDF) 1 Page - NXP Semiconductors |
|
HEF4030BT Datasheet(HTML) 1 Page - NXP Semiconductors |
1 / 12 page 1. General description The HEF4030B is a quad 2-input EXCLUSIVE-OR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. 2. Features and benefits Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Specified from 40 C to +125 C Complies with JEDEC standard JESD 13-B Inputs and outputs are protected against electrostatic effects 3. Ordering information 4. Functional diagram HEF4030B Quad 2-input EXCLUSIVE-OR gate Rev. 4 — 13 November 2013 Product data sheet Table 1. Ordering information All types operate from 40 C to +125 C Type number Package Name Description Version HEF4030BP DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1 HEF4030BT SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 Fig 1. Functional diagram Fig 2. Logic diagram (one gate) mna788 Y A B |
Similar Part No. - HEF4030BT |
|
Similar Description - HEF4030BT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |