Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PE9701 Datasheet(PDF) 8 Page - Peregrine Semiconductor

Part # PE9701
Description  3000 MHz UltraCMOS Integer-N PLL Rad Hard for Space Applications
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PSEMI [Peregrine Semiconductor]
Direct Link  http://www.psemi.com
Logo PSEMI - Peregrine Semiconductor

PE9701 Datasheet(HTML) 8 Page - Peregrine Semiconductor

Back Button PE9701 Datasheet HTML 4Page - Peregrine Semiconductor PE9701 Datasheet HTML 5Page - Peregrine Semiconductor PE9701 Datasheet HTML 6Page - Peregrine Semiconductor PE9701 Datasheet HTML 7Page - Peregrine Semiconductor PE9701 Datasheet HTML 8Page - Peregrine Semiconductor PE9701 Datasheet HTML 9Page - Peregrine Semiconductor PE9701 Datasheet HTML 10Page - Peregrine Semiconductor PE9701 Datasheet HTML 11Page - Peregrine Semiconductor PE9701 Datasheet HTML 12Page - Peregrine Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 13 page
background image
Product Specification
PE9701
Page 8 of 13
©2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0035-02
│ UltraCMOS™ RFIC Solutions
Main Counter Chain
Normal Operating Mode
The main counter chain divides the RF input
frequency, Fin, by an integer derived from the
user-defined values in the “M” and “A” counters. It
is composed of the 10/11 dual modulus prescaler,
modulus select logic, and 9-bit M counter. Setting
Pre_en “low” enables the 10/11 prescaler. Setting
Pre_en “high” allows F
in to bypass the prescaler
and powers down the prescaler.
The output from the main counter chain, fp, is
related to the VCO frequency, Fin, by the following
equation:
fp = Fin / [10 x (M + 1) + A]
(1)
where A
≤ M + 1, 1 ≤ M ≤ 511
When the loop is locked, Fin is related to the
reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1))
(2)
where A
≤ M + 1, 1 ≤ M ≤ 511
A consequence of the upper limit on A is that Fin
must be greater than or equal to 90 x (fr / (R+1)) to
obtain contiguous channels. Programming the M
Counter with the minimum value of “1” will result in
a minimum M Counter divide ratio of “2”.
In Direct Interface Mode, main counter inputs M7
and M8 are internally forced low. In this mode, the
M value is limited to 1
≤ M ≤ 127.
Prescaler Bypass Mode
Setting
Pre_en “high” allows F
in to bypass and
power down the prescaler. In this mode, the
10/11 prescaler and A register are not active, and
the input VCO frequency is divided by the M
counter directly. The following equation relates Fin
to the reference frequency, fr:
Fin = (M + 1) x (fr / (R+1)) )
(3)
where 1 ≤ M ≤ 511
In Direct Interface Mode, main counter inputs M7
and M8 are internally forced low. In this mode, the
M value is limited to 1
≤ M ≤ 127.
Reference Counter
The reference counter chain divides the
reference frequency, fr, down to the phase
detector comparison frequency, fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the
following equation:
fc = fr / (R + 1)
(4)
where 0 ≤ R ≤ 63
Note that programming R with “0” will pass the
reference frequency, fr, directly to the phase
detector.
In Direct Interface Mode, R Counter inputs R4
and R5 are internally forced low (“0”).
In this
mode, the R value is limited to 0
≤ R ≤ 15.
Register Programming
Parallel Interface Mode
Parallel Interface Mode is selected by setting the
Bmode input “low” and the Smode input “low”.
Parallel input data, D[7:0], is latched in a parallel
fashion into one of three 8-bit primary register
sections on the rising edge of M1_WR, M2_WR,
or A_WR per the mapping shown in Table 7 on
page 9. The contents of the primary register are
transferred into a secondary register on the
rising edge of Hop_WR according to the timing
diagram shown in Figure 5. Data is transferred
to the counters as shown in Table 7 on page 9.
The secondary register acts as a buffer to allow
rapid
changes to the VCO frequency.
This
double buffering for “ping-pong” counter control
is programmed via the FSELP input.
When
FSELP is “high”, the primary register contents
set the counter inputs. When FSELP is “low”,
the secondary register contents are utilized.
Parallel input data, D[7:0], is latched into the
enhancement register on the rising edge of
E_WR according to the timing diagram shown in
Figure 5. This data provides control bits as
shown in Table 8 on page 9 with bit functionality
enabled by asserting the
Enh input “low”


Similar Part No. - PE9701

ManufacturerPart #DatasheetDescription
logo
Peregrine Semiconductor...
PE9701 PEREGRINE-PE9701 Datasheet
280Kb / 13P
   3000 MHz UltraCMOS??Integer-N PLL Rad Hard for Space Applications
logo
Pasternack Enterprises,...
PE9701 PASTERNACK-PE9701 Datasheet
77Kb / 1P
   FME PLUG TO UHF MALE
logo
Peregrine Semiconductor...
PE9701EK PEREGRINE-PE9701EK Datasheet
280Kb / 13P
   3000 MHz UltraCMOS??Integer-N PLL Rad Hard for Space Applications
PE9701ES PEREGRINE-PE9701ES Datasheet
280Kb / 13P
   3000 MHz UltraCMOS??Integer-N PLL Rad Hard for Space Applications
More results

Similar Description - PE9701

ManufacturerPart #DatasheetDescription
logo
Peregrine Semiconductor...
PE9704 PEREGRINE-PE9704_06 Datasheet
246Kb / 10P
   3000 MHz UltraCMOS??Integer-N PLL Rad Hard for Space Applications
PE9702 PEREGRINE-PE9702_06 Datasheet
260Kb / 13P
   3000 MHz UltraCMOS??Integer-N PLL Rad Hard for Space Applications
logo
Peregrine Semiconductor
PE9704 PSEMI-PE9704 Datasheet
248Kb / 10P
   3000 MHz UltraCMOS Integer-N PLL Rad Hard for Space Applications
PE9702 PSEMI-PE9702 Datasheet
263Kb / 13P
   3000 MHz UltraCMOS Integer-N PLL Rad Hard for Space Applications
logo
Peregrine Semiconductor...
PE9701 PEREGRINE-PE9701 Datasheet
280Kb / 13P
   3000 MHz UltraCMOS??Integer-N PLL Rad Hard for Space Applications
PE97022 PEREGRINE-PE97022 Datasheet
355Kb / 14P
   3500 MHz UltraCMOS Integer-N PLL Rad Hard for Space Applications
logo
Peregrine Semiconductor
PE97042 PSEMI-PE97042 Datasheet
461Kb / 11P
   3.5 GHz UltraCMOS Integer-N PLL Rad Hard for Space Applications
PE97022 PSEMI-PE97022 Datasheet
561Kb / 14P
   3.5 GHz UltraCMOS Integer-N PLL Rad Hard for Space Applications
PE9601 PSEMI-PE9601 Datasheet
490Kb / 14P
   2200 MHz UltraCMOS Integer-N PLL for Rad Hard Applications
logo
Peregrine Semiconductor...
PE9601 PEREGRINE-PE9601 Datasheet
258Kb / 14P
   2200 MHz UltraCMOS??Integer-N PLL for Rad Hard Applications
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com