Electronic Components Datasheet Search |
|
ADF4153YCPZ Datasheet(PDF) 1 Page - Analog Devices |
|
ADF4153YCPZ Datasheet(HTML) 1 Page - Analog Devices |
1 / 24 page Fractional-N Frequency Synthesizer Data Sheet ADF4153 Rev. F Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2003–2013 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com FEATURES RF bandwidth to 4 GHz 2.7 V to 3.3 V power supply Separate VP allows extended tuning voltage Y version available: −40°C to +125°C Programmable fractional modulus Programmable charge pump currents 3-wire serial interface Analog and digital lock detect Power-down mode Pin-compatible with ADF4110/ADF4111/ADF4112/ADF4113 and ADF4106 Consistent RF output phase Loop filter design possible with ADIsimPLL Qualified for automotive applications APPLICATIONS CATV equipment Base stations for mobile radio (GSM, PCS, DCS, WiMAX, SuperCell 3G, CDMA, W-CDMA) Wireless handsets (GSM, PCS, DCS, CDMA, W-CDMA) Wireless LANs, PMR Communications test equipment GENERAL DESCRIPTION The ADF4153 is a fractional-N frequency synthesizer that implements local oscillators in the upconversion and downconversion sections of wireless receivers and transmitters. It consists of a low noise digital phase frequency detector (PFD), a precision charge pump, and a programmable reference divider. There is a Σ-Δ based fractional interpolator to allow programmable fractional-N division. The INT, FRAC, and MOD registers define an overall N divider (N = (INT + (FRAC/MOD))). In addition, the 4-bit reference counter (R counter) allows selectable REFIN frequencies at the PFD input. A complete phase- locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and a voltage controlled oscillator (VCO). A simple 3-wire interface controls all on-chip registers. The device operates with a power supply ranging from 2.7 V to 3.3 V and can be powered down when not in use. FUNCTIONAL BLOCK DIAGRAM LOCK DETECT N-COUNTER CP RFCP3 RFCP2 RFCP1 REFERENCE DATA LE 24-BIT DATA REGISTER CLK REFIN AVDD AGND VDD VDD DGND RDIV NDIV DGND CPGND DVDD VP SDVDD RSET RFINA RFINB OUTPUT MUX – + HIGH-Z PHASE FREQUENCY DETECTOR ADF4153 THIRD ORDER FRACTIONAL INTERPOLATOR MODULUS REG FRACTION REG INTEGER REG CURRENT SETTING ×2 DOUBLER 4-BIT R COUNTER CHARGE PUMP MUXOUT Figure 1. |
Similar Part No. - ADF4153YCPZ |
|
Similar Description - ADF4153YCPZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |