Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DS92LV1212A Datasheet(PDF) 11 Page - Texas Instruments

Part # DS92LV1212A
Description  DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DS92LV1212A Datasheet(HTML) 11 Page - Texas Instruments

Back Button DS92LV1212A Datasheet HTML 7Page - Texas Instruments DS92LV1212A Datasheet HTML 8Page - Texas Instruments DS92LV1212A Datasheet HTML 9Page - Texas Instruments DS92LV1212A Datasheet HTML 10Page - Texas Instruments DS92LV1212A Datasheet HTML 11Page - Texas Instruments DS92LV1212A Datasheet HTML 12Page - Texas Instruments DS92LV1212A Datasheet HTML 13Page - Texas Instruments DS92LV1212A Datasheet HTML 14Page - Texas Instruments DS92LV1212A Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 17 page
background image
AC Timing Diagrams and Test Circuits (Continued)
Application Information
Using the DS92LV1021 and DS92LV1212A
The Serializer and Deserializer chipset is an easy to use
transmitter and receiver pair that sends 10 bits of parallel
LVTTL data over a serial Bus LVDS link up to 660 Mbps. An
on-board PLL serializes the input data and embeds two clock
bits within the data stream. The Deserializer uses a separate
reference clock (REFCLK) and an onboard PLL to extract
the clock information from the incoming data stream and
then deserialize the data. The Deserializer monitors the
incoming clock information, determines lock status, and as-
serts the LOCK output high when loss of lock occurs.
Power Considerations
An all CMOS design of the Serializer and Deserializer makes
them inherently low power devices. In addition, the constant
current source nature of the Bus LVDS outputs minimizes
the slope of the speed vs. I
CC curve of conventional CMOS
designs.
Powering Up the Deserializer
The DS92LV1212A can be powered up at any time by fol-
lowing the proper sequence. The REFCLK input can be
running before the Deserializer powers up, and it must be
running in order for the Deserializer to lock to incoming data.
The Deserializer outputs will remain in TRI-STATE until the
Deserializer detects data transmission at its inputs and locks
to the incoming data stream.
Transmitting Data
Once you power up the Serializer and Deserializer, they
must be phase locked to each other to transmit data. Phase
locking occurs when the Deserializer locks to incoming data
or when the Serializer sends patterns. The Serializer sends
SYNC patterns whenever the SYNC1 or SYNC2 inputs are
high. The LOCK output of the Deserializer remains high until
it has locked to the incoming data stream. Connecting the
LOCK output of the Deserializer to one of the SYNC inputs of
the Serializer will guarantee that enough SYNC patterns are
sent to achieve Deserializer lock.
The Deserializer can also lock to incoming data by simply
powering up the device and allowing the “random lock”
circuitry to find and lock to the data stream.
While the Deserializer LOCK output is low, data at the De-
serializer outputs (ROUT0-9) is valid, except for the specific
case of loss of lock during transmission which is further
discussed in the ’Recovering from LOCK Loss’ section be-
low.
Noise Margin
The Deserializer noise margin is the amount of input jitter
(phase noise) that the Deserializer can tolerate and still
reliably receive data. Various environmental and systematic
factors include:
Serializer: TCLK jitter, V
CC noise (noise bandwidth and
out-of-band noise)
Media: ISI, Large V
CM shifts
Deserializer: V
CC noise
Recovering from LOCK Loss
In the case where the Deserializer loses lock during data
transmission, up to 3 cycles of data that were previously
received can be invalid. This is due to the delay in the lock
detection circuit. The lock detect circuit requires that invalid
clock information be received 4 times in a row to indicate
loss of lock. Since clock information has been lost, it is
possible that data was also lost during these cycles. There-
fore, after the Deserializer relocks to the incoming data
stream and the Deserializer LOCK pin goes low, at least
three previous data cycles should be suspect for bit errors.
The Deserializer can relock to the incoming data stream by
making the Serializer resend SYNC patterns, as described
above, or by random locking, which can take more time,
depending on the data patterns being received.
Hot Insertion
All the BLVDS devices are hot pluggable if you follow a few
rules. When inserting, ensure the Ground pin(s) makes con-
tact first, then the VCC pin(s), and then the I/O pins. When
removing, the I/O pins should be unplugged first, then the
VCC, then the Ground. Random lock hot insertion is illus-
trated in
Figure 10.
PCB Considerations
The Bus LVDS Serializer and Deserializer should be placed
as close to the edge connector as possible. In multiple
Deserializer applications, the distance from the Deserializer
to the slot connector appears as a stub to the Serializer
driving the backplane traces. Longer stubs lower the imped-
ance of the bus, increase the load on the Serializer, and
lower the threshold margin at the Deserializers. Deserializer
devices should be placed much less than one inch from slot
connectors. Because transition times are very fast on the
Serializer Bus LVDS outputs, reducing stub lengths as much
as possible is the best method to ensure signal integrity.
Transmission Media
The Serializer and Deserializer can also be used in
point-to-point configuration of a backplane, through a PCB
trace, or through twisted pair cable. In point-to-point configu-
ration, the transmission media need only be terminated at
DS101387-21
SW - Setup and Hold Time (Internal data sampling window)
tJIT- Serializer Output Bit Position Jitter
tRSM = Receiver Sampling Margin Time
FIGURE 9. Receiver Bus LVDS Input Skew Margin
www.national.com
10


Similar Part No. - DS92LV1212A

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DS92LV1212A NSC-DS92LV1212A Datasheet
366Kb / 15P
   16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
logo
Texas Instruments
DS92LV1212A TI-DS92LV1212A Datasheet
411Kb / 17P
[Old version datasheet]   The DS92LV 1212A is an upgrade of the DS92LV1212.
logo
National Semiconductor ...
DS92LV1212AMSA NSC-DS92LV1212AMSA Datasheet
366Kb / 15P
   16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
logo
Texas Instruments
DS92LV1212AMSA/NOPB TI-DS92LV1212AMSA/NOPB Datasheet
411Kb / 17P
[Old version datasheet]   The DS92LV 1212A is an upgrade of the DS92LV1212.
DS92LV1212AMSAX TI-DS92LV1212AMSAX Datasheet
411Kb / 17P
[Old version datasheet]   The DS92LV 1212A is an upgrade of the DS92LV1212.
More results

Similar Description - DS92LV1212A

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DS92LV1212AMSAX-NOPB TI1-DS92LV1212AMSAX-NOPB Datasheet
411Kb / 17P
[Old version datasheet]   DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1212 TI1-DS92LV1212_11 Datasheet
361Kb / 15P
[Old version datasheet]   16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
logo
National Semiconductor ...
DS92LV1212 NSC-DS92LV1212 Datasheet
316Kb / 13P
   16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1212A NSC-DS92LV1212A Datasheet
366Kb / 15P
   16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1021 NSC-DS92LV1021 Datasheet
382Kb / 18P
   16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer
logo
Texas Instruments
DS92LV1021 TI1-DS92LV1021_14 Datasheet
1Mb / 23P
[Old version datasheet]   16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer
DS92LV1021A TI1-DS92LV1021A_14 Datasheet
1,007Kb / 18P
[Old version datasheet]   16-40 MHz 10 Bit Bus LVDS Serializer
logo
National Semiconductor ...
DS92LV1021A NSC-DS92LV1021A Datasheet
209Kb / 12P
   16-40 MHz 10 Bit Bus LVDS Serializer
DS92LV1224 NSC-DS92LV1224 Datasheet
799Kb / 16P
   30-66 MHz 10 Bit Bus LVDS Deserializer
logo
Texas Instruments
DS92LV1224 TI1-DS92LV1224_15 Datasheet
1Mb / 23P
[Old version datasheet]   30-66 MHz 10 Bit Bus LVDS Deserializer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com