www.ti.com

0

100

200

300

400

500

600

700

800

900

0

100

200

300

400

500

600

Signaling Rate − Mbps

0

2

4

6

8

10

12

14

16

18

20

0

100

200

300

400

500

600

Clock Frequency − MHz

SN65LVDS116

SLLS370D – SEPTEMBER 1999 – REVISED FEBRUARY 2005

TYPICAL CHARACTERISTICS (continued)

P-P EYE-PATTERN JITTER

vs

PRBS SIGNALING RATE

100-

Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0805-style capacitors 1 cm from

the device.

Figure 10.

P-P PERIOD JITTER

vs

CLOCK FREQUENCY

NOTES: Input: 50% duty cycle square wave with period jitter < 10 ps at 100 MHz, all outputs enabled and loaded with

differential 100-

Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0805-style capacitors

1 cm from the device.

Figure 11.

10