Electronic Components Datasheet Search |
|
NM34C02MT8 Datasheet(PDF) 1 Page - Fairchild Semiconductor |
|
NM34C02MT8 Datasheet(HTML) 1 Page - Fairchild Semiconductor |
1 / 12 page 1 www.fairchildsemi.com NM34C02 Rev. D.2 © 1999 Fairchild Semiconductor Corporation March 1999 NM34C02 2K-Bit Standard 2-Wire Bus Interface Designed with Permanent Write-Protection for First 128 Bytes for Serial Presence Detect Application on Memory Modules General Description The NM34C02 is 2048 bits of CMOS non-volatile electrically erasable memory. It is designed to support Serial Presence Detect circuitry in memory modules. This communications proto- col uses CLOCK (SCL) and DATA I/O (SDA) lines to synchro- nously clock data between the master (for example a micropro- cessor) and the slave EEPROM device(s). The contents of the non-volatile memory allows the CPU to determine the capacity of the module and the electrical character- istics of the memory devices it contains. This will enable "plug and play" capability as the module is read and PC main memory resources utilized through the memory controller. The first 128 bytes of the memory of the NM34C02 can be permanently Write Protected by writing to the "WRITE PROTECT" Register. Write Protect implementation details are described under the section titled Addressing the WP Register. The NM34C02 is available in a JEDEC standard TSSOP package for low profile memory modules for systems requiring efficient space utilization such as in a notebook computer. Two options are available: L - Low Voltage and LZ - Low Power, allowing the part to be used in systems where battery life is of primary importance. Block Diagram Features s Extended Operating Voltage: 2.7V-5.5V s Write-Protection for first 128 bytes s 200 µA active current typical – 10 µA standby current typical – 1.0 µA standby current typical (L) – 0.1 µA standby current typical (LZ) s IIC compatible interface – Provides bidirectional data transfer protocol s Sixteen byte page write mode – Minimizes total write time per byte s Self timed write cycle - Typical write cycle time of 6ms s Endurance: 1,000,000 data changes s Data retention greater than 40 years s Packages available: 8-pin TSSOP and 8-pin SO DS012821-1 H.V. GENERATION TIMING &CONTROL E2PROM ARRAY 16 x 16 x 8 16 YDEC 8 DATA REGISTER XDEC CONTROL LOGIC WORD ADDRESS COUNTER SLAVE ADDRESS REGISTER & COMPARATOR START STOP LOGIC START CYCLE 16 4 4 CK DIN R/W LOAD INC SDA VSS VCC DOUT A2 A1 A0 Device Address Bits 0/1/2/3 SCL Write Protect Register |
Similar Part No. - NM34C02MT8 |
|
Similar Description - NM34C02MT8 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |