Electronic Components Datasheet Search |
|
ISO7420EDR Datasheet(PDF) 9 Page - Texas Instruments |
|
|
ISO7420EDR Datasheet(HTML) 9 Page - Texas Instruments |
9 / 27 page ISO7420E, ISO7420FE ISO7421E, ISO7421FE www.ti.com SLLSE45E – DECEMBER 2010 – REVISED JANUARY 2013 DEVICE INFORMATION IEC INSULATION AND SAFETY-RELATED SPECIFICATIONS FOR D-8 PACKAGE over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT L(I01) Minimum air gap (clearance) Shortest terminal-to-terminal distance through air 4.8 mm Minimum external tracking Shortest terminal-to-terminal distance across the L(I02) 4.3 mm (creepage) package surface Tracking resistance (comparative CTI DIN IEC 60112 / VDE 0303 Part 1 >400 V tracking index) Minimum internal gap (internal Distance through the insulation 0.014 mm clearance) VIO = 500 V, TA < 100°C >1012 Ω Isolation resistance, input to RIO output(1) VIO = 500 V, 100°C ≤ TA ≤ max >1011 Ω Barrier capacitance, input to CIO VIO = 0.4 sin (2πft), f = 1 MHz 1 pF output(1) CI Input capacitance(2) VI = VCC/2 + 0.4 sin (2πft), f = 1 MHz, VCC = 5 V 1 pF (1) All pins on each side of the barrier tied together creating a two-terminal device. (2) Measured from input pin to ground. NOTE Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications. INSULATION CHARACTERISTICS over recommended operating conditions (unless otherwise noted) PARAMETER(1) TEST CONDITIONS SPECIFICATION UNIT VIORM Maximum working insulation voltage (2) 566 VPEAK Method a, After environmental tests subgroup 1, VPR = VIORM x 1.6, t = 10 s, 906 Partial Discharge < 5 pC Method b1, Input-to-output test voltage per IEC VPR VPR = VIORM x 1.875, t = 1 s (100% Production test) 1062 VPEAK 60747-5-2 Partial discharge < 5 pC After Input/Output safety test subgroup 2/3, VPR = VIORM x 1.2, t = 10 s, 680 Partial discharge < 5 pC VTEST = VIOTM VIOTM Transient overvoltage per IEC 60747-5-2 t = 60 sec (qualification) 4242 VPEAK t= 1 sec (100% production) VIOSM Maximum surge voltage Tested per IEC 60065 (Qualification Test) 4000 VPEAK VTEST = VISO, t = 60 sec (qualification) 2500 VISO Isolation voltage per UL VRMS VTEST = 1.2 x VISO, t = 1 sec (100% production) 3000 RS Insulation resistance VIO = 500 V at TS >109 Ω Pollution degree 2 (1) Climatic Classification 40/125/21 (2) For applications that require DC working voltages between GND1 and GND2, contact Texas Instruments for further details. Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: ISO7420E ISO7420FE ISO7421E ISO7421FE |
Similar Part No. - ISO7420EDR |
|
Similar Description - ISO7420EDR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |