 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
EFM32ZG210F8-QFN32 Datasheet(PDF) 6 Page - Silicon image |
|
||||||||||||||||||||||||||||||
EFM32ZG210F8-QFN32 Datasheet(HTML) 6 Page - Silicon image |
|
|
6 / 65 page  Preliminary ...the world's most energy friendly microcontrollers 2013-10-09 - EFM32ZG210FXX - d0065_Rev0.60 6 www.silabs.com 2.1.21 Advanced Encryption Standard Accelerator (AES) The AES accelerator performs AES encryption and decryption with 128-bit. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported. 2.1.22 General Purpose Input/Output (GPIO) In the EFM32ZG210, there are 24 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals. 2.2 Configuration Summary The features of the EFM32ZG210 is a subset of the feature set described in the EFM32ZG Reference Manual. Table 2.1 (p. 6) describes device specific implementation of the features. Table 2.1. Configuration Summary Module Configuration Pin Connections Cortex-M0+ Full configuration NA DBG Full configuration DBG_SWCLK, DBG_SWDIO, MSC Full configuration NA DMA Full configuration NA RMU Full configuration NA EMU Full configuration NA CMU Full configuration CMU_OUT0, CMU_OUT1 WDOG Full configuration NA PRS Full configuration NA I2C0 Full configuration I2C0_SDA, I2C0_SCL USART0 Full configuration with IrDA and I2S US0_TX, US0_RX. US0_CLK, US0_CS LEUART0 Full configuration LEU0_TX, LEU0_RX TIMER0 Full configuration TIM0_CC[2:0] TIMER1 Full configuration TIM1_CC[2:0] RTC Full configuration NA PCNT0 Full configuration, 16-bit count register PCNT0_S[1:0] ACMP0 Full configuration ACMP0_CH[1:0], ACMP0_O VCMP Full configuration NA ADC0 Full configuration ADC0_CH[3:0] IDAC0 Full configuration IDAC0_OUT AES Full configuration NA |
Similar Part No. - EFM32ZG210F8-QFN32 |
|
Similar Description - EFM32ZG210F8-QFN32 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
