Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EPM1270GF256C3 Datasheet(PDF) 2 Page - Altera Corporation

Part # EPM1270GF256C3
Description  The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EPM1270GF256C3 Datasheet(HTML) 2 Page - Altera Corporation

  EPM1270GF256C3 Datasheet HTML 1Page - Altera Corporation EPM1270GF256C3 Datasheet HTML 2Page - Altera Corporation EPM1270GF256C3 Datasheet HTML 3Page - Altera Corporation EPM1270GF256C3 Datasheet HTML 4Page - Altera Corporation EPM1270GF256C3 Datasheet HTML 5Page - Altera Corporation EPM1270GF256C3 Datasheet HTML 6Page - Altera Corporation  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
1–2
Chapter 1: Introduction
Features
MAX II Device Handbook
© August 2009
Altera Corporation
Table 1–1 shows the MAX II family features.
f For more information about equivalent macrocells, refer to the MAX II Logic Element to
Macrocell Conversion Methodology white paper.
MAX II and MAX IIG devices are available in three speed grades: –3, –4, and –5, with
–3 being the fastest. Similarly, MAX IIZ devices are available in three speed grades: –6,
–7, and –8, with –6 being the fastest. These speed grades represent the overall relative
performance, not any specific timing parameter. For propagation delay timing
numbers within each speed grade and density, refer to the DC and Switching
Characteristics chapter in the MAX II Device Handbook.
Table 1–2 shows MAX II device speed-grade offerings.
Table 1–1. MAX II Family Features
Feature
EPM240
EPM240G
EPM570
EPM570G
EPM1270
EPM1270G
EPM2210
EPM2210G
EPM240Z
EPM570Z
LEs
240
570
1,270
2,210
240
570
Typical Equivalent Macrocells
192
440
980
1,700
192
440
Equivalent Macrocell Range
128 to 240
240 to 570
570 to 1,270
1,270 to 2,210
128 to 240
240 to 570
UFM Size (bits)
8,192
8,192
8,192
8,192
8,192
8,192
Maximum User I/O pins
80
160
212
272
80
160
t
PD1 (ns) (1)
4.7
5.4
6.2
7.0
7.5
9.0
f
CNT (MHz) (2)
304
304
304
304
152
152
t
SU (ns)
1.7
1.2
1.2
1.2
2.3
2.2
t
CO (ns)
4.3
4.5
4.6
4.6
6.5
6.7
Notes to Table 1–1:
(1) tPD1 represents a pin-to-pin delay for the worst case I/O placement with a full diagonal path across the device and combinational logic
implemented in a single LUT and LAB that is adjacent to the output pin.
(2) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay will run faster than this number.
Table 1–2. MAX II Speed Grades
Device
Speed Grade
–3
–4
–5
–6
–7
–8
EPM240
EPM240G
vv
v
———
EPM570
EPM570G
vv
v
———
EPM1270
EPM1270G
vv
v
———
EPM2210
EPM2210G
vv
v
———
EPM240Z
vvv
EPM570Z
———
vvv


Similar Part No. - EPM1270GF256C3

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EPM1270GF256C5N ALTERA-EPM1270GF256C5N Datasheet
86Kb / 6P
   The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,
More results

Similar Description - EPM1270GF256C3

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EPM570F100C5N ALTERA-EPM570F100C5N Datasheet
86Kb / 6P
   The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,
EPM240T100C4 ALTERA-EPM240T100C4 Datasheet
86Kb / 6P
   The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m
EPM2210GF256C5N ALTERA-EPM2210GF256C5N Datasheet
86Kb / 6P
   The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,
logo
Fujitsu Component Limit...
CS86 FUJITSU-CS86 Datasheet
141Kb / 16P
   The CS86 series of 0.18 mm standard cells is a line of CMOS ASICs based on higher integration implemented
logo
Littelfuse
MLA LITTELFUSE-MLA Datasheet
897Kb / 9P
   The MLA Series family of transient voltage surge suppression devices is based on the Littelfuse
logo
NXP Semiconductors
MC56F847XX NXP-MC56F847XX Datasheet
1Mb / 90P
   This family of digital signal controllers DSCs is based on the 32-bit 56800EX core.
Rev. 4.1, 01/2022
MC56F823XX NXP-MC56F823XX Datasheet
1Mb / 68P
   This family of digital signal controllers (DSCs) is based on the 32-bit 56800EX core.
Rev. 4, 05/2020
MC56F82348MLH NXP-MC56F82348MLH Datasheet
1Mb / 68P
   This family of digital signal controllers (DSCs) is based on the 32-bit 56800EX core.
Rev. 2, 07/2020
MC56F836XXDS NXP-MC56F836XXDS Datasheet
1Mb / 60P
   This family of digital signal controllers (DSCs) is based on the 32-bit 56800EX core.
Rev. 1.6, 09/2019
MC56F80XXX NXP-MC56F80XXX Datasheet
1Mb / 72P
   This family of digital signal controllers (DSCs) is based on the 32-bit 56800EF core.
Rev. 2, 11/2022
More results


Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com