Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

RXB1D6 Datasheet(PDF) 8 Page - Microchip Technology

Part # RXB1D6
Description  Stand-Alone CAN Controller with SPI Interface
Download  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

RXB1D6 Datasheet(HTML) 8 Page - Microchip Technology

Back Button RXB1D6 Datasheet HTML 4Page - Microchip Technology RXB1D6 Datasheet HTML 5Page - Microchip Technology RXB1D6 Datasheet HTML 6Page - Microchip Technology RXB1D6 Datasheet HTML 7Page - Microchip Technology RXB1D6 Datasheet HTML 8Page - Microchip Technology RXB1D6 Datasheet HTML 9Page - Microchip Technology RXB1D6 Datasheet HTML 10Page - Microchip Technology RXB1D6 Datasheet HTML 11Page - Microchip Technology RXB1D6 Datasheet HTML 12Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 92 page
background image
MCP2515
DS21801G-page 8
 2003-2012 Microchip Technology Inc.
2.4.1
ACTIVE ERRORS
If an error-active node detects a bus error, the node
interrupts transmission of the current message by
generating an active error flag. The active error flag is
composed of six consecutive dominant bits. This bit
sequence actively violates the bit-stuffing rule. All other
stations recognize the resulting bit-stuffing error and, in
turn, generate error frames themselves, called error
echo flags.
The error flag field, therefore, consists of between six
and twelve consecutive dominant bits (generated by
one or more nodes). The error delimiter field (eight
recessive bits) completes the error frame. Upon
completion of the error frame, bus activity returns to
normal and the interrupted node attempts to resend the
aborted message.
2.4.2
PASSIVE ERRORS
If an error-passive node detects a bus error, the node
transmits an error-passive flag followed by the error
delimiter field. The error-passive flag consists of six
consecutive recessive bits. The error frame for an error-
passive node consists of 14 recessive bits. From this, it
follows that unless the bus error is detected by an error-
active node or the transmitting node, the message will
continue transmission because the error-passive flag
does not interfere with the bus.
If the transmitting node generates an error-passive flag,
it will cause other nodes to generate error frames due to
the resulting bit-stuffing violation. After transmission of
an error frame, an error-passive node must wait for six
consecutive recessive bits on the bus before attempting
to rejoin bus communications.
The error delimiter consists of eight recessive bits, and
allows the bus nodes to restart bus communications
cleanly after an error has occurred.
2.5
Overload Frame
An overload frame, shown in Figure 2-5, has the same
format as an active-error frame. An overload frame,
however, can only be generated during an interframe
space. In this way, an overload frame can be
differentiated from an error frame (an error frame is
sent during the transmission of a message). The
overload frame consists of two fields: an overload flag
followed by an overload delimiter. The overload flag
consists of six dominant bits followed by overload flags
generated by other nodes (and, as for an active error
flag, giving a maximum of twelve dominant bits). The
overload delimiter consists of eight recessive bits. An
overload frame can be generated by a node as a result
of two conditions:
1.
The node detects a dominant bit during the
interframe
space,
an
illegal
condition.
Exception: The dominant bit is detected during
the third bit of IFS. In this case, the receivers will
interpret this as a SOF.
2.
Due to internal conditions, the node is not yet
able to begin reception of the next message. A
node
may
generate
a
maximum
of
two
sequential overload frames to delay the start of
the next message.
2.6
Interframe Space
The interframe space separates a preceding frame (of
any type) from a subsequent data or remote frame.
The interframe space is composed of at least three
recessive bits called the Intermission. This allows
nodes time for internal processing before the start of
the next message frame. After the intermission, the
bus line remains in the recessive state (bus idle) until
the next transmission starts.
Note:
Error echo flags typically occur when a
localized disturbance causes one or more
(but not all) nodes to send an error flag.
The remaining nodes generate error flags
in response (echo) to the original error
flag.
Note:
Case 2 should never occur with the
MCP2515 due to very short internal
delays.


Similar Part No. - RXB1D6

ManufacturerPart #DatasheetDescription
logo
Tyco Electronics
RXB14005 MACOM-RXB14005 Datasheet
528Kb / 4P
   Power PCB Relay
RXB14005C MACOM-RXB14005C Datasheet
528Kb / 4P
   Power PCB Relay
RXB14012 MACOM-RXB14012 Datasheet
528Kb / 4P
   Power PCB Relay
RXB14012C MACOM-RXB14012C Datasheet
528Kb / 4P
   Power PCB Relay
RXB14024 MACOM-RXB14024 Datasheet
528Kb / 4P
   Power PCB Relay
More results

Similar Description - RXB1D6

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
MCP2515T-ESTRB4 MICROCHIP-MCP2515T-ESTRB4 Datasheet
633Kb / 84P
   Stand-Alone CAN Controller With SPI Interface
10/05/07
MCP2515 MICROCHIP-MCP2515_12 Datasheet
1Mb / 92P
   Stand-Alone CAN Controller with SPI Interface
2003-2012 11/29/11
MCP2515T-E MICROCHIP-MCP2515T-E Datasheet
633Kb / 84P
   Stand-Alone CAN Controller With SPI Interface
10/05/07
MCP2510I-ST MICROCHIP-MCP2510I-ST Datasheet
1Mb / 80P
   Stand-Alone CAN Controller with SPI??Interface
12/08/06
MCP2515 MICROCHIP-MCP2515 Datasheet
1Mb / 84P
   Stand-Alone CAN Controller With SPI??Interface
2005
MCP2515-E MICROCHIP-MCP2515-E Datasheet
1Mb / 92P
   Stand-Alone CAN Controller with SPI Interface
11/29/11
MCP2510 MICROCHIP-MCP2510 Datasheet
993Kb / 76P
   Stand-Alone CAN Controller with SPI Interface
2000 - 2001
MCP2510 MICROCHIP-MCP2510_07 Datasheet
1Mb / 80P
   Stand-Alone CAN Controller with SPI??Interface
2007
ENC28J60 MICROCHIP-ENC28J60_12 Datasheet
1Mb / 102P
   Stand-Alone Ethernet Controller with SPI Interface
10/26/12
ENC28J60 MICROCHIP-ENC28J60_06 Datasheet
1Mb / 96P
   Stand-Alone Ethernet Controller with SPI Interface
2006
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com