TPS62140, TPS62140A

TPS62141, TPS62142, TPS62143

www.ti.com

SLVSAJ0B – NOVEMBER 2011 – REVISED JUNE 2013

ELECTRICAL CHARACTERISTICS

noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

SUPPLY

3

17

V

Operating quiescent current

17

25

µA

switching

EN = Low

1.5

4

µA

Falling input voltage

2.6

2.7

2.8

V

Undervoltage lockout threshold

Hysteresis

200

mV

Thermal shutdown temperature

160

°C

Thermal shutdown hysteresis

20

CONTROL (EN, DEF, FSW, SS/TR, PG)

High-level input threshold voltage (EN, DEF,

0.9

V

FSW)

Low-level input threshold voltage (EN, DEF,

0.3

V

FSW)

Input leakage current (EN, DEF, FSW)

0.01

1

µA

92

95

98

Power-good threshold voltage

%

87

90

93

Power-good output low

0.07

0.3

V

Input leakage current (PG)

1

400

nA

SS/TR pin source current

2.3

2.5

2.7

µA

POWER SWITCH

90

170

High-side MOSFET ON-resistance

m

Ω

120

40

70

Low-side MOSFET ON-resistance

m

Ω

50

2.45

3

3.5

A

OUTPUT

VREF

0.8

V

Input leakage current (FB)

1

100

nA

Output voltage range (TPS62140)

0.9

6.0

V

DEF (output voltage programming)

DEF = 0 (GND)

VOUT

VOUT + 5%

–1.8

1.8

-1.5

1.6

%

–2.3

2.8

0.05

%/A

operation

3 V

0.02

%/V

PWM mode operation

(1)

(2)

Current into AVIN + PVIN pins

(3)

This is the static current limit. It can be temporarily higher in applications due to internal propagation delay (see Current Limit and Short

Circuit Protection section).

(4)

This is the voltage regulated at the FB pin.

(5)

This is the accuracy provided by the device itself (line and load regulation effects are not included). For the fixed-voltage versions the

(internal) resistive divider is included.

(6)

Line and load regulation depend on external component selection and layout (see Figure 17 and Figure 18).

Copyright © 2011–2013, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: TPS62140 TPS62140A TPS62141 TPS62142 TPS62143